NDLI: Implementing hardware Trojans: Experiences from a hardware Trojan challenge

Content Provider	IEEE Xplore Digital Library
Author	Becker, G.T. Lakshminarasimhan, A. Lang Lin Srivathsa, S. Suresh, V.B. Burelson, W.
Copyright Year	2011
Description	Author affiliation: University of Massachusetts at Amherst, USA (Becker, G.T.; Lakshminarasimhan, A.; Lang Lin; Srivathsa, S.; Suresh, V.B.; Burelson, W.)
Abstract	Hardware Trojans have become a growing concern in the design of secure integrated circuits. In this work, we present a set of novel hardware Trojans aimed at evading detection methods, designed as part of the CSAW Embedded System Challenge 2010. We introduced and implemented unique Trojans based on side-channel analysis that leak the secret key in the reference encryption algorithm. These side-channel-based Trojans do not impact the functionality of the design to minimize the possibility of detection. We have demonstrated the statistical analysis approach to attack such Trojans. Besides, we introduced Trojans that modify either the functional behavior or the electrical characteristics of the reference design. Novel techniques such as a Trojan draining the battery of a device do not have an immediate impact and hence avoid detection, but affect the long term reliability of the system.
Starting Page	301
Ending Page	304
File Size	1404282
Page Count	4
File Format	PDF
ISBN	9781457719530
ISSN	10636404
e-ISBN	9781457719547
DOI	10.1109/ICCD.2011.6081414
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-10-09
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Trojan horses Hardware Delay Logic gates Correlation Encryption Field programmable gate arrays hardware security Hardware Trojan side-channel
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Sequential hardware Trojan: Side-channel aware design and placement

Design, implementation and security analysis of Hardware Trojan Threats in FPGA

Hardware Trojans: The defense and attack of integrated circuits

Low-level implementation and side-channel detection of stealthy hardware trojans on field programmable gate arrays

Malicious key emission via hardware Trojan against encryption system

EM-based detection of hardware trojans on FPGAs

Implementing hardware Trojans: Experiences from a hardware Trojan challenge (2011)

Assessment of NAND based ring oscillator for hardware Trojan detection

Malicious combinational Hardware Trojan detection by Gate Level Characterization in 90nm technology

Implementing hardware Trojans: Experiences from a hardware Trojan challenge

Similar Documents

Sequential hardware Trojan: Side-channel aware design and placement

Design, implementation and security analysis of Hardware Trojan Threats in FPGA

Hardware Trojans: The defense and attack of integrated circuits

Low-level implementation and side-channel detection of stealthy hardware trojans on field programmable gate arrays

Malicious key emission via hardware Trojan against encryption system

EM-based detection of hardware trojans on FPGAs

Implementing hardware Trojans: Experiences from a hardware Trojan challenge (2011)

Assessment of NAND based ring oscillator for hardware Trojan detection

Malicious combinational Hardware Trojan detection by Gate Level Characterization in 90nm technology

Implementing hardware Trojans: Experiences from a hardware Trojan challenge