NDLI: Assessment of NAND based ring oscillator for hardware Trojan detection

Content Provider	IEEE Xplore Digital Library
Author	Hoque, T. Mustapa, M. Amsaad, F. Niamat, M.
Copyright Year	2015
Description	Author affiliation: Electr. Eng. & Comput. Sci., Univ. of Toledo, Toledo, OH, USA (Hoque, T.; Mustapa, M.; Amsaad, F.; Niamat, M.)
Abstract	Malicious inclusion inside integrated circuits (ICs) is a recently evolved concept in the semiconductor industry. This has become a matter of concern with the increase in outsourcing of semiconductors which are used both in military and commercial sectors. To facilitate the detection of Trojans using power based analysis, NOT gate based ring oscillator (RO) network models have been suggested in the past. It has been observed that due to the presence of process variation, environmental variation and measurement noise, a stealthy Trojan may go undetected. In this paper we study the NAND based RO as a power monitor which is more sensitive to voltage fluctuation. A RO network constituting 7 ROs is implemented using the ISCAS'85 c2670 benchmark on several Xilinx Spartan-3E FPGAs. The results demonstrate that the impact of Trojans on the frequency of nearby ROs is noticeably larger for NAND based structure compared to the NOT one, which is helpful in detection of the Trojan.
Starting Page	1
Ending Page	4
File Size	695442
Page Count	4
File Format	PDF
e-ISBN	9781467365581
DOI	10.1109/MWSCAS.2015.7282110
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-08-02
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Trojan horses Logic gates Ring oscillators Field programmable gate arrays Hardware security Hardware Trojan IC trust
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A Comparison of TERO and RO Timing Sensitivity for Hardware Trojan Detection Applications

A Novel Detection Algorithm for Ring Oscillator Network Based Hardware Trojan Detection with Tactful FPGA Implementation

FPGA Trojan Detection Using Length-Optimized Ring Oscillators

Circumventing a ring oscillator approach to FPGA-based hardware Trojan detection

Experimental analysis of a ring oscillator network for hardware Trojan detection in a 90nm ASIC

Thoroughly analyzing the use of ring oscillators for on-chip hardware trojan detection

RON: An on-chip ring oscillator network for hardware Trojan detection

Enhancing security of ring oscillator-based trng implemented in FPGA

DSDPC: Delay signatures at different process corners based hardware trojan detection technique for FPGAs

Assessment of NAND based ring oscillator for hardware Trojan detection

Similar Documents

A Comparison of TERO and RO Timing Sensitivity for Hardware Trojan Detection Applications

A Novel Detection Algorithm for Ring Oscillator Network Based Hardware Trojan Detection with Tactful FPGA Implementation

FPGA Trojan Detection Using Length-Optimized Ring Oscillators

Circumventing a ring oscillator approach to FPGA-based hardware Trojan detection

Experimental analysis of a ring oscillator network for hardware Trojan detection in a 90nm ASIC

Thoroughly analyzing the use of ring oscillators for on-chip hardware trojan detection

RON: An on-chip ring oscillator network for hardware Trojan detection

Enhancing security of ring oscillator-based trng implemented in FPGA

DSDPC: Delay signatures at different process corners based hardware trojan detection technique for FPGAs

Assessment of NAND based ring oscillator for hardware Trojan detection