NDLI: Specification and synthesis of a mixed-mode systems: Experiments in a VHDL environment

Content Provider	IEEE Xplore Digital Library
Author	Subrahmanyam, P.A. Espinalt, J.M. Yu, M.-L.
Copyright Year	1993
Description	Author affiliation: AT&T Bell Lab., Holmdel, NJ, USA (Subrahmanyam, P.A.; Espinalt, J.M.; Yu, M.-L.)
Abstract	Discusses the specification and automated synthesis of mixed synchronous/asynchronous systems in the context of a VHDL-based design environment. We propose a flexible paradigm for describing asynchronous behavior in VHDL that supports (1) the description of behavior as a signal transition graph (STG), (2) its expression in the form of an initializable edge-triggered finite state machine, and (3) the specification of a level-sensitive asynchronous finite state machine. An important feature is that free-running signals such as clocks can be included in the asynchronous specifications. The input specification, consisting of timing diagrams and/or the behavior and interface specifications for a set of interacting processes, is mapped into an appropriate combination of hazard-free asynchronous circuits and synchronous circuits.<>
Starting Page	235
Ending Page	241
File Size	759118
Page Count	7
File Format	PDF
ISBN	0818642300
DOI	10.1109/ICCD.1993.393374
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1993-10-03
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Timing Signal synthesis Clocks Automata Asynchronous circuits Large scale integration Integrated circuit synthesis System performance Protocols
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Mr. Siddhartha Mukherjee siddhartha@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	ndl-support@iitkgp.ac.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Automated synthesis of systems with interacting asynchronous (self-timed) and synchronous components

Automatic synthesis of asynchronous circuits

Bridge over troubled wrappers:automated interface synthesis

Quasi delay-insensitive bus for fully asynchronous systems

Delay-insensitive interface specification and synthesis

Formal verification of pulse-mode asynchronous circuits

Addressing a high-speed D/A converter design for mixed-mode VLSI systems

Interface specification and synthesis for VHDL processes

Bridging the gap between asynchronous design and designers

Specification and synthesis of a mixed-mode systems: Experiments in a VHDL environment

Similar Documents

Automated synthesis of systems with interacting asynchronous (self-timed) and synchronous components

Automatic synthesis of asynchronous circuits

Bridge over troubled wrappers:automated interface synthesis

Quasi delay-insensitive bus for fully asynchronous systems

Delay-insensitive interface specification and synthesis

Formal verification of pulse-mode asynchronous circuits

Addressing a high-speed D/A converter design for mixed-mode VLSI systems

Interface specification and synthesis for VHDL processes

Bridging the gap between asynchronous design and designers

Specification and synthesis of a mixed-mode systems: Experiments in a VHDL environment