NDLI: A 9GHz 320×80bit Low Leakage Microcode Read Only Memory in 65nm CMOS

Please wait, while we are loading the content...

ESSCIRC Conference 2015 - 41st European Solid-State Circuits Conference (ESSCIRC)

ESSCIRC 2014 - 40th European Solid State Circuits Conference (ESSCIRC)

2013 Proceedings of the ESSCIRC (ESSCIRC)

2012 Proceedings of the ESSCIRC (ESSCIRC)

2011 Proceedings of the ESSCIRC (ESSCIRC)

2010 Proceedings of ESSCIRC

2009 Proceedings of ESSCIRC

ESSCIRC 2008 - 34th European Solid-State Circuits Conference

ESSCIRC 2007 - 33rd European Solid-State Circuits Conference

2006 Proceedings of the 32nd European Solid-State Circuits Conference

Proceedings contents

Conference Committee

Technical Co-Sponsors

Table of contents

Mobile Friendly Rollable Displays

Perspective of Low-Power and High-Speed Wireless Inter-Chip Communications for SiP Integration

Integrated Micromechanical Circuits for RF Front Ends

Single-Electron Transistors and Circuits for Future Ubiquitous Computing Applications

Design methodologies and tools for circuit design in CMOS nanometer technologies

Roles of Bioelectronics for Quality of Life

Multimode Reconfigurable Wireless Terminals: a First Step Toward Software Defined Radio

FinFET: the prospective multi-gate device for future SoC applications

Analog and RF circuits in 45 nm CMOS and below: planar bulk versus FinFET

Analysis of power dissipation in clocked Quantum Cellular Automaton circuits

AlN Contour-Mode Vibrating RF MEMS for Next Generation Wireless Communications

Multi-Gate MOSFET Design

Circuit Techniques for Organic and Amorphous Semiconductor based Field Effect Transistors

Independent-Gate Controlled Asymmetrical SRAM Cells in Double-Gate MOSFET Technology for Improved READ Stability

A Low Noise Figure 1.2-V CMOS GPS Receiver Integrated as a Part of a Multimode Receiver

A 6.4mW, 4.9nV/√Hz, 24dBm IIP3 VGA for a multi-standard (WLAN, UMTS, GSM, and Bluetooth) receiver

A 90nm CMOS Variable-Gain Amplifier and RSSI Design for Wide-band Wireless Network Application

A sampled spur free fractional frequency synthesizer and its noise analysis

A Fast Switching Full-CMOS PHS Frequency Synthesizer with an Auxiliary Coarse Tuning Method

Local Supply Voltage Adjustment for Low Power Parametric Yield Increase

Activation Technique for Sleep-Transistor Circuits for Reduced Power Supply Noise

Low Power Sampling Latch for up to 25 Gb/s 2x Oversampling CDR in 90-nm CMOS

A 90nm 8×16 LUT-based FPGA Enhancing Speed and Yield Utilizing Within-Die Variations

Statistical Characterization of Hold Time Violations in 130nm CMOS Technology

On-Chip Analog Circuit Diagnosis in Systems-on-Chip Integration

Monitors for a signal integrity measurement system

An Alternating Spacer AES Crypto-processor

A Fast Chaos-based True Random Number Generator for Cryptographic Applications

A 2.92μW Hardware Random Number Generator

Distributed Active Power Combiners and Splitters for Multi-Antenna UWB Transceivers

An Electronically Tunable Bandpass BAW-Filter for a Zero-IF WCDMA Receiver

A 0.8-V 4.9-mW CMOS Fractional-N Frequency Synthesizer for RFID Application

A 3MHz Bandwidth Low Noise RF All Digital PLL with 12ps Resolution Time to Digital Converter

Multi-Bank Register File for Increased Performance of Highly-Parallel Processors

Efficient Stream Interface Topologies for Massively-Parallel SIMD Processing

A Low-power BitStream Controller for H.264/AVC Baseline Decoding

A 5GHz+ 128-bit Binary Floating-Point Adder for the POWER6 Processor

Bio-inspired 0.35μm CMOS Time-to-Digital Converter with 29.3ps LSB

A Low-Jitter and Low-Power CMOS PLL for Clock Multiplication

A High Linearity and Fast-Locked PulseWidth Control Loop with Digitally Programmable Output Duty Cycle for Wide Range Operation

An Optical-Electrical Sub-Sampling Receiver Employing Continuous-Time ΔΣ Modulation

A 0.2V 0.44 /spl mu W 20 kHz Analog to Digital /spl Sigma/Δ Modulator with 57 fJ/conversion FoM

A 1V 450μ W Quadrature Bandpass ΔΣ Modulator for the IEEE 802.15.4 Standard

A 2.2mW, Continuous-Time Sigma-Delta ADC for Voice Coding with 95dB Dynamic Range in a 65nm CMOS Process

Digital Calibration of a Continuous-Time Cascaded ΣΔ Modulator based on Variance Derivative Estimation

Flexible baseband Low-Pass Filter and Variable Gain Amplifier for Software Defined Radio Front End

A 5mA CMOS FM Front-End with 39 dB IRR and 52 dB Channel Selectivity

A 5th order 14 mWatt active polyphase filter for Analog and Digital TV on Mobile applications

A 3rd-Order 235MHz Low-Pass gmC-Filter in 120nm CMOS

On-Line Global Energy Optimization in Multi-Core Systems Using Principles of Analog Computation

Low-Power Quad-MAC 170 μ W/MHz 1.0 V MACGIC DSP Core

A 24.2-μ W Dual-Mode Human Body Communication Controller for Body Sensor Network

A Sub 1V 96 μW Fully Operational Digital Hearing Aid Chip With Internal Status Controller

An Uncalibrated 141dB Dynamic-Range CMOS Gas-Sensor Interface with 16-Bit Digital Output

Low-Power Cell-level ADC for a MEMS-based Parallel Scanning-probe Storage Device

Integrated Readout and Control Electronics for a Microelectromechanical Angular Velocity Sensor

Low-Power Low-Noise 8-Channel EEG Front-End ASIC for Ambulatory Acquisition Systems

A 90nm CMOS Low Noise Amplifier Using Noise Neutralizing for 3.1-10.6GHz UWB System

3~5-GHz SiGe UWB LNA Using On-Chip Transformer for Broadband Matching

Low-Power UWB LNA and Mixer using 0.18-μm CMOS Technology

A up-to-1GHz low-power baseband chain for UWB receivers

Fully Integrated Multi-Band W-CDMA Transmitter with Minimum Carrier Leakage and Optimized Power Consumption Mode

Low-Power All-Analog Component Separator for an 802.11a/g LINC Transmitter

Integrating a SiGe BiCMOS Power Amplifier In a 5.8GHz Transceiver

22-29GHz CMOS Pulse Generator for Ultra-Wideband Radar Application

A 1V Low-Power Single-Chip CMOS WLAN IEEE 802.11a Transceiver

The Design and Implementation of a Low-Overhead Supply-Gated SRAM

A Low Power Embedded SRAM for Wireless Applications

Single-chip Integration of SRAM and Non-volatile Memory using Bit-line Sharing

A 9GHz 320×80bit Low Leakage Microcode Read Only Memory in 65nm CMOS

A Dual-Supply 4GHz 13fJ/bit/search 64×128b CAM in 65nm CMOS

A Sub-1 V, 10 ppm/°C, Nanopower Voltage Reference Generator

Bandgap voltage references with 1V supply

A Low Power CMOS Time-to-Digital Converter Based on Duty Cycle Controllable Pulse Stretcher

A Low-Power 4GHz Comparator in 120nm CMOS Technology with a Technique to tune Resolution

Fast Transient DC-DC Converter with On-Chip Compensated Error Amplifier

A 70-500MHz Programmable CMOS Filter Compensated for MOS Nonquasistatic Effects

A 1.5 Hz- 15 Hz single ended, fully integrated low pass filter for MEMS interfacing

A Fast fc Automatic Tuning Circuit with Wide Tuning Range for WCDMA Direct Conversion Receiver Systems

Digital Tuning of $G_{m}-C$ Baseband Filters in Configurable Radio Receivers

An Inductor-Less Broadband LNA with Gain Step

A multi-standard WLAN RF front-end transmitter with single-spiral dual-resonant tank loads

A Novel Ultra-Low Power (ULP) Low Noise Amplifier using Differential Inductor Feedback

A 20dBm Fully-Integrated 60GHz SiGe Power Amplifier with Automatic Level Control

A CMOS Chopper Offset-Stabilized Opamp

A Chopper Stabilized CMOS Analog Multiplier with Ultra Low DC Offsets

An Ultra Low-Noise CMOS Operational Amplifier with Programmable Noise-Power Trade-Off

A high signal swing Class AB earpiece amplifier in 65nm CMOS Technology

Impact of Random Telegraph Signal in CMOS Image Sensors for Low-Light Levels

On-chip Real-Time Power Supply Noise Detector

A Clock-Less 10-bit Pipeline A/D Converter for Self-Triggered Sensors

77 GHz Automotive Radar Receiver Front-end in SiGe:C BiCMOS Technology

Integrated RF Front-End in 0.13 μm CMOS for Automotive and Industrial Applications beyond 20 GHz

A 5-25 GHz high linearity, low-noise CMOS amplifier

An Integrated 20-26 GHz CMOS Up-Conversion Mixer with Low Power Consumption

A 1.2-V, 600-MS/s, 2.4-mW DAC for WLAN 802.11 and 802.16 Wireless Transmitters

An 8-bit, 4-Gsample/s Track-and-Hold in a 67GHz fT SiGe BiCMOS technology

A 5-bit 1-GS/s Flash-ADC in 0.13-μm CMOS Using Active Interpolation

An 8 Bit 10 GS/s 2Vpp Track and Hold Amplifier in SiGe BiCMOS Technology

A 120-dB Dynamic Range CMOS Image Sensor with Programmable Power Responsivity

Multiplexed CMOS Sensor Arrays for Die Stress Mapping

A Random Projection Imager for Visual Pattern Classification in Analog VLSI

Design and Evaluation of a CMOS-Photosensor with In-Pixel Sigma-Delta Modulator for X-ray Computed Tomography

A Low Phase Noise Quadrature LC VCO Using Capacitive Common-Source Coupling

A 3.4-7 GHz Transformer-Based Dual-mode Wideband VCO

An Adaptive Body-Biased VCO with Voltage-Boosted Switched Tuning in 0.5-V Supply

A Wide-tuning-range VCO with Small VCO-gain Fluctuation for Multi-band W-CDMA RFIC

Wideband VCO with Simultaneous Switching of Frequency Band, Active Core and Varactor Size

A Wide Operating Frequency Range Delay-Locked Loop Using a Recursive D/A Converter

A Delay-Locked Loop using a Synthesizer-based Phase Shifter for 3.2 Gb/s Chip-to-Chip Communication

Jitter Characteristic in Resonant Clock Distribution

A 24-Gb/s $2^{7}$ - 1 Pseudo Random Bit Sequence Generator IC in 0.13 μm Bulk CMOS

8Gbps Parallel Data Transmission with Adaptive I/O Circuit

A Gigabit Optical Receiver with Monolithically Integrated Photodiode in 0.18 μm CMOS

Design and Integration of All-Silicon Fiber-Optic Receivers for Multi-Gigabit Chip-to-Chip Links

A 6-Gbps/pin 4.2mW/pin Half-Deuplex Pseudo-LVDS Transceiver

A 4.8-mW 10-Mb/s Wideband Signaling Receiver Analog Front-End for Human Body Communications

A 0.6V 70dB SNR 0.3MHz BW Multibit Switched-Opamp ΣΔ Modulator

A 6-10 bits Reconfigurable 20MS/s Digitally Enhanced Pipelined ADC for Multi-Standard Wireless Terminals

A Programmable 10b up-to-6MS/s SAR-ADC Featuring Constant-FoM with On-Chip Reference Voltage Buffers

Low Cost, Single-ended, 2M Ohm Input Impedance 98dB Stereo Audio A/D Converter With a Novel Front-end Sampling Network

High-Speed Transmitters in 90nm CMOS for High-Density Optical Interconnects

A 40-Gb/s Decision Circuit in 90-nm CMOS

Sampling Receive Equalizer with Bit-Rate Flexible Operation up to 10 Gbit/s

40-Gb/s Transimpedance Amplifier in 0.18-μm CMOS Technology

Adaptive Switching Power Converter with Dual-Loop Switched-Capacitor Controller and On-Chip Output Capacitor

An Asynchronous 1.8MHz DC/DC Boost Converter Implemented in the Current Domain for Cellular Phone Lighting Management

A 150mA Low Noise, High PSRR Low-Dropout Linear Regulator in 0.13μm Technology for RF SoC Applications

New Error Amplifier Topology for Low Dropout Voltage Regulators Using Compound OTA-OPAMP

55-mW 1.2-V 12-bit 100-MSPS Pipeline ADCs for Wireless Receivers

A 5-mW 0.26-mm2 10-bit 20-MS/s Pipelined CMOS ADC with Multi-Stage Amplifier Sharing Technique

Design of a 1.8V 6-bit 100MSPS 5mW CMOS A/D Converter with Low Power Folding-Interpolation Techniques

A 10-bit ENOB 50-MS/s Pipeline ADC in 130-nm CMOS at 1.2 V Supply

A CMOS 64×48 Single Photon Avalanche Diode Array with Event-Driven Readout

A 3.3V CMOS Charge-Pumping Offset-Compensated Optical Charge-Mixer with 3% Phase Accuracy

CMOS Single-Photon Avalanche Diode Array for Time-Resolved Fluorescence Detection

A 64×8 Pixel 3-D CMOS Time Of Flight Image Sensor for Car Safety Applications

Noise Immunity Enhanced 625V High-Side Driver

550V SiP Compact Fluorescent Lamp Ballast IC

An EMI resisting LIN driver

High-Voltage Hall-Effect Sensor Interface in a Standard Digital CMOS Process

Proceedings of the 31st European Solid-State Circuits Conference, 2005. ESSCIRC 2005.

Proceedings of the 30th European Solid-State Circuits Conference

ESSCIRC 2004 - 29th European Solid-State Circuits Conference (IEEE Cat. No.03EX705)

Proceedings of the 28th European Solid-State Circuits Conference

Proceedings of the 27th European Solid-State Circuits Conference

Proceedings of the 26th European Solid-State Circuits Conference

Proceedings of the 25th European Solid-State Circuits Conference

Proceedings of the 24th European Solid-State Circuits Conference

Proceedings of the 23rd European Solid-State Circuits Conference

ESSCIRC '96: Proceedings of the 22nd European Solid-State Circuits Conference

ESSCIRC '95: Twenty-first European Solid-State Circuits Conference

ESSCIRC '94: Twientieth European Solid-State Circuits Conference

ESSCIRC '93: Nineteenth European Solid-State Circuits Conference

ESSCIRC '92: Eighteenth European Solid-State Circuits conference

ESSCIRC '91: Proceedings - Seventeenth European Solid-State Circuits Conference

ESSCIRC '90: Sixteenth European Solid-State Circuits Conference

ESSCIRC '89: Proceedings of the 15th European Solid-State Circuits Conference

ESSCIRC '88: Fourteenth European Solid-State Circuits Conference

ESSCIRC '87: 13th European Solid-State Circuits Conference

ESSCIRC '86: Twelfth European Solid-State Circuits Conference

ESSCIRC '85: 11th European Solid-State Circuits Conference

ESSCIRC '84: Tenth European Solid-State Circuits Conference

ESSCIRC '83: Ninth European Solid-State Circuits Conference

ESSCIRC '82: Eighth European Solid-State Circuits Conference

ESSCIRC '81: 7th European Solid State Circuits Conference

ESSCIRC 80: 6th European Solid State Circuits Conference

Fifth European Solid State Circuits Conference - ESSCIRC 79

ESSCIRC 78: 4th European Solid State Circuits Conference - Digest of Technical Papers

ESSCIRC '77: 3rd European Solid State Circuits Conference

ESSCIRC 76: 2nd European Solid State Circuits Conference

1975 First European Solid State Circuits Conference (ESSCIRC)

A 9GHz 320×80bit Low Leakage Microcode Read Only Memory in 65nm CMOS

Content Provider	IEEE Xplore Digital Library
Author	Hsu, H.K. Agarwal, A. Mathew, S.K. Krishnamurthy, R.K. Hansson, M. Alvandpour, A.
Copyright Year	2006
Description	Author affiliation: Circuit Res. Labs., Intel Corp., Hillsboro, OR (Hsu, H.K.; Agarwal, A.; Mathew, S.K.; Krishnamurthy, R.K.)
Abstract	This paper describes a 320times80bit microcode ROM for 9GHz operation in 1.2V, 65nm CMOS technology. An extended pre-fabrication technique is proposed, which allows optimal programming of local/global merge circuitry, pre-charge devices, column-select multiplexers, and wordline driver strengths. The proposed technique enables 32% leakage and 15% total array power reduction without any delay or area penalty
Starting Page	299
Ending Page	302
File Size	440001
Page Count	4
File Format	PDF
ISBN	1424403030
ISSN	19308833
DOI	10.1109/ESSCIR.2006.307590
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2006-09-19
Publisher Place	Switzerland
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Read only memory Multiplexing Driver circuits CMOS technology Programmable logic arrays Logic programming CMOS memory circuits Logic arrays CMOS logic circuits Logic devices
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in