NDLI: Fuzzy measures and their representation

Please wait, while we are loading the content...

2015 IEEE International Symposium on Multiple-Valued Logic

2014 IEEE 44th International Symposium on Multiple-Valued Logic

2013 IEEE 43rd International Symposium on Multiple-Valued Logic

2012 IEEE 42nd International Symposium on Multiple-Valued Logic

2011 41st IEEE International Symposium on Multiple-Valued Logic

2010 40th IEEE International Symposium on Multiple-Valued Logic

2009 39th International Symposium on Multiple-Valued Logic

38th International Symposium on Multiple Valued Logic (ismvl 2008)

37th International Symposium on Multiple-Valued Logic (ISMVL'07)

36th International Symposium on Multiple-Valued Logic (ISMVL'06)

35th International Symposium on Multiple-Valued Logic (ISMVL'05)

Proceedings. 34th International Symposium on Multiple-Valued Logic

33rd International Symposium on Multiple-Valued Logic, 2003. Proceedings.

Proceedings 32nd IEEE International Symposium on Multiple-Valued Logic

Proceedings 31st IEEE International Symposium on Multiple-Valued Logic

Proceedings 30th IEEE International Symposium on Multiple-Valued Logic (ISMVL 2000)

Proceedings 1999 29th IEEE International Symposium on Multiple-Valued Logic (Cat. No.99CB36329)

Proceedings. 1998 28th IEEE International Symposium on Multiple- Valued Logic (Cat. No.98CB36138)

Proceedings 1997 27th International Symposium on Multiple- Valued Logic

Proceedings of 26th IEEE International Symposium on Multiple-Valued Logic (ISMVL'96)

Proceedings 25th International Symposium on Multiple-Valued Logic

Proceedings of 24th International Symposium on Multiple-Valued Logic (ISMVL'94)

[1993] Proceedings of the Twenty-Third International Symposium on Multiple-Valued Logic

[1992] Proceedings The Twenty-Second International Symposium on Multiple-Valued Logic

[1991] Proceedings of the Twenty-First International Symposium on Multiple-Valued Logic

Proceedings of the Twentieth International Symposium on Multiple-Valued Logic

Proceedings. The Nineteenth International Symposium on Multiple-Valued Logic

[1988] Proceedings. The Eighteenth International Symposium on Multiple-Valued Logic

Degrees of untruth

Design of highly parallel residue arithmetic circuits based on multiple-valued bidirectional current-mode MOS technology

Ternary physical protocol for MARILAN, a multiple-access ring local area network

Structural computer-aided design of current-mode CMOS logic circuits

The design of decoders for Q-valued logic circuits

A proposed DDT/IDCT chip design using quaternary logic

A semi-custom technique realizing nondestructive information processing

On the associativity of C(x, y) and x-C(x, 1-y)

On a class of binary operations: non-strict Archimedean aggregation functions

Copulas in the unit interval uniformly close to some t-norms

An event based fuzzy temporal logic

A new approach to handling fuzzy decision-making problems

Fuzzy measures and their representation

The incremental-cost approach for synthesis of CCD 4-valued unary functions

CMOS four-valued logic circuits using charge control technique

JCTL: a Josephson complementary ternary logic circuit

Proceedings of the Eighteenth International Symposium on Multiple-Valued Logic (Cat. No.88CH2546-0)

Fuzzy systolic arrays

Society diagnosis. III. Person-event-person model

A discussion on the theory of logic value redundance

An iterative characterization of post algebras

A survey of some results in lattice-valued model theory

Specific arithmetics in radices +/-4

Neural nets as models for study of multivalued logic

A fuzzy logic approach to the management of linguistically expressed uncertainty

On the optimization of rules in knowledge base systems

A new approach to connective generation in the framework of expert systems using fuzzy logic

Two decades of multiple-valued logic-an invited tutorial

Three-valued Karnaugh maps

Integral calculus for multivalued logic algebra

Multiple-valued logical functions derived from two-valued input multiple-valued output functions

The logical and probabilistic bases of the calculus of evidence

Probabilistic and fuzzy relational semantic systems in propositional approximate reasoning

Fuzzy resolution principle

Directed search minimization of multiple-valued functions

Analysis of minimization algorithms for multiple-valued programmable logic arrays

Prospects of multiple-valued bio-information processing systems

Mixed connectives between min and max

On Zadeh's method for interpreting linguistically quantified proposition

Application of temporal logic to the assistance of hardware logic design

Algebraic aspects of multiple-valued logic

Representation of symmetric algebras and its subvarieties

On spectra of many-valued logic symmetric functions

Quaternary logic for carry-lookahead binary addition

Design of a highly parallel AI processor using new multiple-valued MOS devices

Ternary CMOS sequential circuits

Pseudo-random testing of CMOS ternary logic circuits

Decisive differences and partial differences for stuck-at fault detection in MVL circuits

Three-valued system diagnosis and parallel recovery

Ambiguity decision tables and P-ternary logic functions

The use of fuzzy reasoning in intelligent computer aided instructional systems

Ranking linguistic outcomes under fuzziness and randomness

A CMOS ternary ROM chip

MCD-to-m-valued and m-valued-to-MCD converters

Multi-valued processors using solitons

B-ternary logic and evaluation of binary logic programs

Abstract characterization of a four-valued logic

Four-valued logic using two lines and its application to modal logic

Almost orthogonal functions

Polynomial Fourier transforms

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in