NDLI: Voltage comparator circuits for multiple-valued CMOS logic

Content Provider	IEEE Xplore Digital Library
Author	Guo, Y.B. Current, K.W.
Copyright Year	2002
Description	Author affiliation: Dept. of Electr. & Comput. Eng., California Univ., Davis, CA, USA (Guo, Y.B.; Current, K.W.)
Abstract	A new voltage-mode comparator circuit for use in CMOS multiple-valued logic circuits is introduced. Existing comparator circuits for this application use static current or clocking and thus consume static power or clocking power. In order to reduce these power requirements, we have examined static circuit designs that eliminate DC current paths when the inputs and outputs are at logical values. Elimination of DC current paths requires increased circuit complexity, layout area, and signal delay. This paper proposes comparator circuits that use static logic circuits and thus require no static current and no static (DC) power. HSPICE simulations of these circuits using model parameter values for a 0.35-/spl mu/m n-well CMOS technology and a 3.3-volt power supply show that each of these comparator circuits consumes static power on the order of nW. Simulations with the model parameter values for the thick-oxide (5-volt) option of the 0.35-/spl mu/m technology and for a 1.2-/spl mu/m (5-volt) CMOS technology are also presented. These power levels are consistent with those of standard binary CMOS logic circuits in the same technologies.
Sponsorship	IEEE Comput. Soc Tech. Committee on Multiple-Valued Logic Univ. Massachusetts, Boston
Starting Page	67
Ending Page	73
File Size	327067
Page Count	7
File Format	PDF
ISBN	0769514626
DOI	10.1109/ISMVL.2002.1011072
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2002-05-15
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	CMOS logic circuits Voltage CMOS technology Logic circuits Clocks Circuit simulation Semiconductor device modeling Circuit synthesis Complexity theory Delay
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Logic for static hazard detection of multiple-valued logic circuits with TSUM, MIN, and Literals

Accurate delay models for ECL logic synthesis

Test generation for BiCMOS circuits

Positive-Feedback Source-Coupled Logic: a delay model

A technique for dynamic CMOS noise immunity evaluation

A delay model and optimization method of a low-power BiCMOS logic circuit

High performance CMOS static logic circuit design

Logic synthesis of asynchronous circuits

Threshold voltage mismatch (/spl Delta/V/sub T/) fault modeling

Voltage comparator circuits for multiple-valued CMOS logic

Similar Documents

Logic for static hazard detection of multiple-valued logic circuits with TSUM, MIN, and Literals

Accurate delay models for ECL logic synthesis

Test generation for BiCMOS circuits

Positive-Feedback Source-Coupled Logic: a delay model

A technique for dynamic CMOS noise immunity evaluation

A delay model and optimization method of a low-power BiCMOS logic circuit

High performance CMOS static logic circuit design

Logic synthesis of asynchronous circuits

Threshold voltage mismatch (/spl Delta/V/sub T/) fault modeling

Voltage comparator circuits for multiple-valued CMOS logic