NDLI: Circuit design from Kronecker Galois field decision diagrams for multiple-valued functions

Please wait, while we are loading the content...

2015 IEEE International Symposium on Multiple-Valued Logic

2014 IEEE 44th International Symposium on Multiple-Valued Logic

2013 IEEE 43rd International Symposium on Multiple-Valued Logic

2012 IEEE 42nd International Symposium on Multiple-Valued Logic

2011 41st IEEE International Symposium on Multiple-Valued Logic

2010 40th IEEE International Symposium on Multiple-Valued Logic

2009 39th International Symposium on Multiple-Valued Logic

38th International Symposium on Multiple Valued Logic (ismvl 2008)

37th International Symposium on Multiple-Valued Logic (ISMVL'07)

36th International Symposium on Multiple-Valued Logic (ISMVL'06)

35th International Symposium on Multiple-Valued Logic (ISMVL'05)

Proceedings. 34th International Symposium on Multiple-Valued Logic

33rd International Symposium on Multiple-Valued Logic, 2003. Proceedings.

Proceedings 32nd IEEE International Symposium on Multiple-Valued Logic

Proceedings 31st IEEE International Symposium on Multiple-Valued Logic

Proceedings 30th IEEE International Symposium on Multiple-Valued Logic (ISMVL 2000)

Proceedings 1999 29th IEEE International Symposium on Multiple-Valued Logic (Cat. No.99CB36329)

Proceedings. 1998 28th IEEE International Symposium on Multiple- Valued Logic (Cat. No.98CB36138)

Proceedings 1997 27th International Symposium on Multiple- Valued Logic

Proceedings 1997 27th International Symposium on Multiple- Valued Logic

Recent developments in DNA-computing

Decomposition of multiple-valued relations

Finding composition trees for multiple-valued functions

Functional decomposition of MVL functions using multi-valued decision diagrams

Application of resonant-tunneling quaternary quantizer to ultrahigh-speed A/D converter

Multiple-junction surface tunnel transistors for multiple-valued logic circuits

Enzyme transistor circuits for biomolecular computing

Comparison of the worst and best sum-of-products expressions for multiple-valued functions

Fast algorithm for minimizing Reed-Muller expansions of systems of incompletely specified MVL functions

Sympathy-MV: Fast exact minimization of fixed polarity multi-valued linear expressions

Completeness criteria in set-valued logic under compositions with union and intersection

Hyperclones on a finite set

Set-valued functions and regularity

Multiple-valued logic minimization by genetic algorithms

Multiple-valued product-of-sums expression with truncated sum

Representation of uncertain belief using interval probability

What is many-valued logic?

Family of complex Hadamard transforms: relationship with other transforms and complex composite spectra

Properties and applications of unified complex Hadamard transforms

Test pattern generation for combinatorial multi-valued networks based on generalized D-algorithm

Fault simulation in sequential multi-valued logic networks

Many-valuedness and uncertainty

Multiple-valued programmable logic arrays with universal literals

VLSI design of a quaternary multiplier with direct generation of partial products

One-transistor-cell 4-valued universal-literal CAM for cellular logic image processing

On the mutual definability of classes of generalized fuzzy implications and of classes of generalized negations and S-norms

Training fuzzy logic based software components for reuse

Properties of Lindenmayer fuzzy languages and /spl alpha/-driven Lindenmayer languages

A useful application of CMOS ternary logic to the realisation of asynchronous circuits

Design of ternary CCD circuits referencing to current-mode CMOS circuits

Quaternary dynamic differential logic with application to fuzzy-logic circuits

A proof method for the six-valued logic for incomplete information

Multiple-valued logic as a programming language

Multiple-valued immune network model and its simulations

Ternary decision diagrams. Survey

On the synthesis of MVL functions using input and output phase assignments

Mixed discrete optimization of multiple-valued systems

Design of an asynchronous digital system with B-ternary logic

Circuit design from Kronecker Galois field decision diagrams for multiple-valued functions

Fourier decision diagrams on finite non-Abelian groups with preprocessing

Cube diagram bundles: a new representation of strongly unspecified multiple-valued functions and relations

Proceedings of 26th IEEE International Symposium on Multiple-Valued Logic (ISMVL'96)

Proceedings 25th International Symposium on Multiple-Valued Logic

Proceedings of 24th International Symposium on Multiple-Valued Logic (ISMVL'94)

[1993] Proceedings of the Twenty-Third International Symposium on Multiple-Valued Logic

[1992] Proceedings The Twenty-Second International Symposium on Multiple-Valued Logic

[1991] Proceedings of the Twenty-First International Symposium on Multiple-Valued Logic

Proceedings of the Twentieth International Symposium on Multiple-Valued Logic

Proceedings. The Nineteenth International Symposium on Multiple-Valued Logic

[1988] Proceedings. The Eighteenth International Symposium on Multiple-Valued Logic

Circuit design from Kronecker Galois field decision diagrams for multiple-valued functions

Content Provider	IEEE Xplore Digital Library
Author	Stankovic, R.S. Drechsler, R.
Copyright Year	1997
Description	Author affiliation: Brace Taskovica 17/29, 1800 Nis, Yugoslavia (Stankovic, R.S.)
Abstract	In this paper we define the Kronecker Galois field decision diagrams (KGFDDs), a generalization of Kronecker decision diagrams (KDDs) to the representation of multiple-valued (MV) functions. Starting from the multi-place decision diagrams (MDDs) and Galois field decision diagrams (GFDDs) we give a generalization that allows more compact representation with respect to the nodes needed. Based on KGFDDs we present a new method for circuit design for MV circuits. In contrast to previously presented approaches the resulting circuits have only logarithmic (instead of linear) depth.
Starting Page	275
Ending Page	280
File Size	520076
Page Count	6
File Format	PDF
ISBN	0818679107
DOI	10.1109/ISMVL.1997.601413
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1997-05-28
Publisher Place	Canada
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Circuit synthesis Galois fields Binary decision diagrams Boolean functions Design automation Data structures Logic Decision trees
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in