NDLI: Family of fast mixed arithmetic logic transforms for multiple-valued input binary functions

Please wait, while we are loading the content...

2015 IEEE International Symposium on Multiple-Valued Logic

2014 IEEE 44th International Symposium on Multiple-Valued Logic

2013 IEEE 43rd International Symposium on Multiple-Valued Logic

2012 IEEE 42nd International Symposium on Multiple-Valued Logic

2011 41st IEEE International Symposium on Multiple-Valued Logic

2010 40th IEEE International Symposium on Multiple-Valued Logic

2009 39th International Symposium on Multiple-Valued Logic

38th International Symposium on Multiple Valued Logic (ismvl 2008)

37th International Symposium on Multiple-Valued Logic (ISMVL'07)

36th International Symposium on Multiple-Valued Logic (ISMVL'06)

35th International Symposium on Multiple-Valued Logic (ISMVL'05)

Proceedings. 34th International Symposium on Multiple-Valued Logic

33rd International Symposium on Multiple-Valued Logic, 2003. Proceedings.

Proceedings 32nd IEEE International Symposium on Multiple-Valued Logic

Proceedings 31st IEEE International Symposium on Multiple-Valued Logic

Proceedings 30th IEEE International Symposium on Multiple-Valued Logic (ISMVL 2000)

Proceedings 1999 29th IEEE International Symposium on Multiple-Valued Logic (Cat. No.99CB36329)

Proceedings. 1998 28th IEEE International Symposium on Multiple- Valued Logic (Cat. No.98CB36138)

Proceedings 1997 27th International Symposium on Multiple- Valued Logic

Proceedings of 26th IEEE International Symposium on Multiple-Valued Logic (ISMVL'96)

Proceedings of 26th IEEE International Symposium on Multiple-Valued Logic (ISMVL'96)

As you like them: connectives in fuzzy logic

Verification of multi-valued logic networks

New interpolation algorithms for multiple-valued Reed-Muller forms

Family of fast mixed arithmetic logic transforms for multiple-valued input binary functions

Non archimedean models of Lukasiewicz logic

A necessary and sufficient condition for Lukasiewicz logic functions

Propositional skew Boolean logic

Fault diagnosis system based on sensitivity analysis and fuzzy logic

Testability of generalized multiple-valued Reed-Muller circuits

Design of one-vector testable binary systems based on ternary logic

A literal gate using resonant-tunneling devices

A multiple-valued ferroelectric content-addressable memory

Interband RTDs with nanoelectronic HBT-LED structures for multiple-valued computation

Low-energy logic circuit techniques for multiple valued logic

A ternary systolic product-sum circuit for GF(3/sup m/) using neuron MOSFETs

New MVL-PLA structures based on current-mode CMOS technology

Design of highly parallel linear digital circuits based on symbol-level redundancy

On the use of VHDL as a multi-valued logic simulator

Commodious axiomatization of quantifiers in multiple-valued logic

The incidence propagation method

Approximative conjunctions processing by multi-valued logic

Intuitionistic counterparts of finitely-valued logics

Helena Rasiowa-a view of the academic trajectory and the influence upon Polish and international scientific community

On the contributions of Helena Rasiowa to mathematical logic

From pure to approximate logic

Associativeness versus recursiveness

Rational transitivity and its models

Several remarks on the complexity of set-valued switching functions

Petri net representation of fuzzy reasoning under incomplete information

Reasoning in inconsistent stratified knowledge bases

Inference in fuzzy logic via generalized constraint propagation

On isomorphisms between the lattice of tolerance relations and lattices of clusterings

Wave-parallel computing technique for neural networks based on amplitude-modulated waves

Design of multivalued circuits using genetic algorithms

Quaternary universal-literal CAM for cellular logic image processing

Multi-valued decoder based on resonant tunneling diodes in current tapping mode

Planarity in ROMDDs of multiple-valued symmetric functions

A method to represent multiple-output switching functions by using multi-valued decision diagrams

Technique of computing logic derivatives for MVL-functions

On the lattice of partial clones on a finite set

The deepest repetition-free decompositions of nonsingular functions of finite-valued logics

DT-an automated theorem prover for multiple-valued first-order predicate logics

Logic expressions of monotonic multiple-valued functions

Efficiently irreducible bases in multiple-valued logic

Weight structures for approximate reasoning with weighted expressions

An algebraic approach to hyperalgebras

Multiple-valued decision diagrams with symmetric variable nodes

Complex spectral decision diagrams

Polynomial completeness criteria in finite Boolean algebras

Logical not polynomial forms to represent multiple-valued functions

Proceedings 25th International Symposium on Multiple-Valued Logic

Proceedings of 24th International Symposium on Multiple-Valued Logic (ISMVL'94)

[1993] Proceedings of the Twenty-Third International Symposium on Multiple-Valued Logic

[1992] Proceedings The Twenty-Second International Symposium on Multiple-Valued Logic

[1991] Proceedings of the Twenty-First International Symposium on Multiple-Valued Logic

Proceedings of the Twentieth International Symposium on Multiple-Valued Logic

Proceedings. The Nineteenth International Symposium on Multiple-Valued Logic

[1988] Proceedings. The Eighteenth International Symposium on Multiple-Valued Logic

Family of fast mixed arithmetic logic transforms for multiple-valued input binary functions

Content Provider	IEEE Xplore Digital Library
Author	Rahardja, S. Falkowski, B.J.
Copyright Year	1996
Description	Author affiliation: Sch. of Electr. & Electron. Eng., Nanyang Technol. Univ., Singapore (Rahardja, S.; Falkowski, B.J.)
Abstract	A family of mixed arithmetic logic whose transform matrices possess fast algorithms is introduced. The mixed arithmetic transforms are applied to multiple-valued input binary functions. The paper describes basic properties and lists those mixed arithmetic transforms which have fast forward and easily defined inverse transforms. Finally, the advantages of mixed arithmetic logic spectra for some multiple-valued input binary functions are shown.
Starting Page	24
Ending Page	29
File Size	588814
Page Count	6
File Format	PDF
ISBN	0818673923
ISSN	0195623X
DOI	10.1109/ISMVL.1996.508331
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1996-05-29
Publisher Place	Spain
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Arithmetic Boolean functions Decoding Circuit synthesis Programmable logic arrays Circuit testing Paper technology Minimization Logic design Algebra
Content Type	Text
Resource Type	Article
Subject	Computer Science Mathematics

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: ndl-support@iitkgp.ac.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Mr. Siddhartha Mukherjee siddhartha@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	ndl-support@iitkgp.ac.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in