NDLI: Cuckoo directory: A scalable directory for many-core systems

Content Provider	IEEE Xplore Digital Library
Author	Ferdman, M. Lotfi-Kamran, P. Balet, K. Falsafi, B.
Copyright Year	2011
Description	Author affiliation: Computer Architecture Lab, Carnegie Mellon University (Ferdman, M.) \|\| Parallel Systems Architecture Lab, École Polytechnique Fédérale de Lausanne (Lotfi-Kamran, P.; Balet, K.; Falsafi, B.)
Abstract	Growing core counts have highlighted the need for scalable on-chip coherence mechanisms. The increase in the number of on-chip cores exposes the energy and area costs of scaling the directories. Duplicate-tag-based directories require highly associative structures that grow with core count, precluding scalability due to prohibitive power consumption. Sparse directories overcome the power barrier by reducing directory associativity, but require storage area over-provisioning to avoid high invalidation rates. We propose the Cuckoo directory, a power- and area-efficient scalable distributed directory. The cuckoo directory scales to high core counts without the energy costs of wide associative lookup and without gross capacity over-provisioning. Simulation of a 16-core CMP with commercial server and scientific workloads shows that the Cuckoo directory eliminates invalidations while being up to four times more power-efficient than the Duplicate-tag directory and 24% more power-efficient and up to seven times more area-efficient than the Sparse directory organization. Analytical projections indicate that the Cuckoo directory retains its energy and area benefits with increasing core count, efficiently scaling to at least 1024 cores.
Starting Page	169
Ending Page	180
File Size	454955
Page Count	12
File Format	PDF
ISBN	9781424494323
ISSN	15300897
e-ISBN	9781424494354
DOI	10.1109/HPCA.2011.5749726
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-02-12
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Organizations Coherence Scalability Aggregates System-on-a-chip Servers Hardware
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Mr. Siddhartha Mukherjee siddhartha@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	ndl-support@iitkgp.ac.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Stash directory: A scalable directory for many-core coherence

Pool directory: Efficient coherence tracking with dynamic directory allocation in many-core systems

The case for a scalable coherence protocol for complex on-chip cache hierarchies in many core systems

Fast Hierarchical Cache Directory: A Scalable Cache Organization for Large-Scale CMP

A survey on cache coherence for tiled many-core processor

SARC Coherence: Scaling Directory Cache Coherence in Performance and Power

The case for a scalable coherence protocol for complex on-chip cache hierarchies in many core systems

Directory Lookaside Table: Enabling scalable, low-conflict, many-core cache coherence directory

Network caching for Chip Multiprocessors

Cuckoo directory: A scalable directory for many-core systems

Similar Documents

Stash directory: A scalable directory for many-core coherence

Pool directory: Efficient coherence tracking with dynamic directory allocation in many-core systems

The case for a scalable coherence protocol for complex on-chip cache hierarchies in many core systems

Fast Hierarchical Cache Directory: A Scalable Cache Organization for Large-Scale CMP

A survey on cache coherence for tiled many-core processor

SARC Coherence: Scaling Directory Cache Coherence in Performance and Power

The case for a scalable coherence protocol for complex on-chip cache hierarchies in many core systems

Directory Lookaside Table: Enabling scalable, low-conflict, many-core cache coherence directory

Network caching for Chip Multiprocessors

Cuckoo directory: A scalable directory for many-core systems