NDLI: Low-Cost Stereo Vision on an FPGA

Please wait, while we are loading the content...

2015 IEEE 23rd Annual International Symposium on Field-Programmable Custom Computing Machines

2014 IEEE 22nd Annual International Symposium on Field-Programmable Custom Computing Machines

2013 IEEE 21st Annual International Symposium on Field-Programmable Custom Computing Machines

2012 IEEE 20th International Symposium on Field-Programmable Custom Computing Machines

2011 IEEE 19th Annual International Symposium on Field-Programmable Custom Computing Machines

2010 18th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines

2009 17th IEEE Symposium on Field Programmable Custom Computing Machines

2008 16th International Symposium on Field-Programmable Custom Computing Machines

15th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM 2007)

15th Annual IEEE Symposium on Field-Programmable Custom Computing Machines-Title

15th Annual IEEE Symposium on Field-Programmable Custom Computing Machines-Copyright

Conference organizers

Sampling from the Multivariate Gaussian Distribution using Reconfigurable Hardware

A Fast FPGA-Based 2-Opt Solver for Small-Scale Euclidean Traveling Salesman Problem

On the Acceleration of Shortest Path Calculations in Transportation Networks

Enhancing Relocatability of Partial Bitstreams for Run-Time Reconfiguration

A Library and Platform for FPGA Bitstream Manipulation

A Structural Object Programming Model, Architecture, Chip and Tools for Reconfigurable Computing

Configurable Transactional Memory

A Reconfigurable Hardware Interface for a Modern Computing System

FPGA Acceleration of Gene Rearrangement Analysis

FPGA-accelerated seed generation in Mercury BLASTP

Systolic Architecture for Computational Fluid Dynamics on FPGAs

FPGA-Based Multigrid Computation for Molecular Dynamics Simulations

Reconfigurable Computing Cluster (RCC) Project: Investigating the Feasibility of FPGA-Based Petascale Computing

Efficient Mapping of Dimensionality Reduction Designs onto Heterogeneous FPGAs

K-means Clustering for Multispectral Images Using Floating-Point Divide

Optimizing Logarithmic Arithmetic on FPGAs

Generating FPGA-Accelerated DFT Libraries

An FPGA implementation of pipelined multiplicative division with IEEE Rounding

Integer Factorization Based on Elliptic Curve Method: Towards Better Exploitation of Reconfigurable Hardware

Matched Filter Computation on FPGA, Cell and GPU

A Data-Driven Approach for Pipelining Sequences of Data-Dependent Loops

Writing Portable Applications that Dynamically Bind at Run Time to Reconfigurable Hardware

Mitrion-C Application Development on SGI Altix 350/RC100

Automatic On-chip Memory Minimization for Data Reuse

Scientific Application Acceleration with Reconfigurable Functional Units

Design and Implementation of a Highly Parameterised FPGA-Based Skeleton for Pairwise Biological Sequence Alignment

The Case for Dynamic Execution on Dynamic Hardware

On Solving RC5 Challenges with FPGAs

Operating System Integration and Performance of a Multi Stream Cipher Architecture for Reconfigurable System-on-Chip

A Novel Technique to Create Energy-Efficient Contexts for Reconfigurable Logic

New Protection Mechanisms for Intellectual Property in Reconfigurable Logic

Establishing Chain of Trust in Reconfigurable Hardware

Hand-based Interface for Augmented Reality

Discrete-Time Cellular Neural Networks in FPGA

Run-time mapping and communication strategies for Homogeneous NoC-Based MPSoCs

Code Compressor and Decompressor for Ultra Large Instruction Width Coarse-Grain Reconfigurable Systems

Software/Hardware Co-Scheduling for Reconfigurable Computing Systems

Mapping Real Time Operating System on Reconfigurable Instruction Cell Based Architectures

Abstracting Modern FCCMs To Provide a Single Interface to Architectural Resources

A Novel Technique to Create Energy-Efficient Contexts for Reconfigurable Logic

Heterogeneous Floorplanner for FPGA

Automatic Self-Reconfiguration of System-on-Chip Peripherals

A Hybrid Memory Sub-system for Video Coding Applications

Rapid Prototyping of Large-scale Analog Circuits With Field Programmable Analog Array

PixelStreams-based implementation of videodetector

Design Space Exploration for the BLAST Algorithm Implementation

An Integrated Video Compression, Encryption and Information Hiding Architecture based on the SCAN Algorithm and the Stretch Technology

A Configurable Processor Synthesis System

Low-Cost Stereo Vision on an FPGA

Methodology and Experimental Setup for the Determination of System-level Dynamic Reconfiguration Overhead

Quantifying Effective Memory Bandwidth of Platform FPGAs

A Flexible Filter Processor for Fading Channel Simulation

RBoot: Software Infrastructure for a Remote FPGA Laboratory

Jumble: A Hardware-in-the-Loop Simulation System for JHDL

Sparse Matrix-Vector Multiplication Design on FPGAs

Changing Output Quality for Thermal Management

Hardware/Software co-design of a key point detector on FPGA

2006 14th Annual IEEE Symposium on Field-Programmable Custom Computing Machines

13th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'05)

12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines

11th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, 2003. FCCM 2003.

Proceedings. 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines

The 9th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'01)

Proceedings 2000 IEEE Symposium on Field-Programmable Custom Computing Machines (Cat. No.PR00871)

Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines (Cat. No.PR00375)

Low-Cost Stereo Vision on an FPGA

Content Provider	IEEE Xplore Digital Library
Author	Murphy, C. Lindquist, D. Rynning, A.M. Cecil, T. Leavitt, S. Chang, M.L.
Copyright Year	2007
Description	Author affiliation: Franklin W. Olin Coll. of Eng., Franklin (Murphy, C.; Lindquist, D.; Rynning, A.M.; Cecil, T.; Leavitt, S.; Chang, M.L.)
Abstract	We present a low-cost stereo vision implementation suitable for use in autonomous vehicle applications and designed with agricultural applications in mind. This implementation utilizes the Census transform algorithm to calculate depth maps from a stereo pair of automotive-grade CMOS cameras. The final prototype utilizes commodity hardware, including a Xilinx Spartan-3 FPGA, to process 320times240 pixel images at greater than 150 frames per second and deliver them via a USB 2.0 interface.
Starting Page	333
Ending Page	334
File Size	534494
Page Count	2
File Format	PDF
ISBN	9780769529400
DOI	10.1109/FCCM.2007.44
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-04-23
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Stereo vision Field programmable gate arrays Remotely operated vehicles Mobile robots CMOS image sensors Cameras Prototypes Hardware Pixel Universal Serial Bus
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in