NDLI: A Library and Platform for FPGA Bitstream Manipulation

Content Provider	IEEE Xplore Digital Library
Author	Megacz, A.
Copyright Year	2007
Description	Author affiliation: California Univ., Berkeley (Megacz, A.)
Abstract	Since 1998, no commercially available FPGA has been accompanied by public documentation of its native machine code (or bitstream) format. Consequently, research in reconfigurable hardware has been confined to areas which are specifically supported by manufacturer-supplied tools. Recently, detailed documentation of the bitstream format for the Atmel FPSLIC series of FPGAs appeared on the usenet group comp.arch.fpga. This information has been used to create abits, a Java library for direct manipulation of FPSLIC bitstreams and partial reconfiguration. The abits library is accompanied by the slipway reference design, a low-cost USB bus-powered board carrying an FPSLIC. This paper describes the abits library and slipway platform, as well as a few applications which they make possible. Both the abits source code and slipway board layout are publicly available under the terms of the BSD license. It is our hope that these tools will enable further research in reconfigurable hardware which would not otherwise be possible.
Starting Page	45
Ending Page	54
File Size	6065955
Page Count	10
File Format	PDF
ISBN	9780769529400
DOI	10.1109/FCCM.2007.60
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-04-23
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Libraries Field programmable gate arrays Wires Table lookup Routing Hardware Manufacturing Fabrics Documentation Circuits
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Mr. Siddhartha Mukherjee siddhartha@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	ndl-support@iitkgp.ac.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Generation of partial FPGA configurations at run-time

Open-Source Bitstream Generation

Secure FPGA circuits using controlled placement and routing

A flexible co-processing approach for SoC-FPGAs based on dynamic partial reconfiguration and bitstream relocation methods

Using dynamic reconfiguration to implement high-resolution programmable delays on an FPGA

A Routing Architecture for Mapping Dataflow Graphs at Run-Time

Hierarchical library based power estimator for versatile FPGAs

Synthesizable FPGA fabrics targetable by the Verilog-to-Routing (VTR) CAD flow

Efficiently Generating FPGA Configurations through a Stack Machine

A Library and Platform for FPGA Bitstream Manipulation

Similar Documents

Generation of partial FPGA configurations at run-time

Open-Source Bitstream Generation

Secure FPGA circuits using controlled placement and routing

A flexible co-processing approach for SoC-FPGAs based on dynamic partial reconfiguration and bitstream relocation methods

Using dynamic reconfiguration to implement high-resolution programmable delays on an FPGA

A Routing Architecture for Mapping Dataflow Graphs at Run-Time

Hierarchical library based power estimator for versatile FPGAs

Synthesizable FPGA fabrics targetable by the Verilog-to-Routing (VTR) CAD flow

Efficiently Generating FPGA Configurations through a Stack Machine

A Library and Platform for FPGA Bitstream Manipulation