NDLI: Network caching for Chip Multiprocessors

Content Provider	IEEE Xplore Digital Library
Author	Jinglei Wang Yibo Xue Haixia Wang Dongsheng Wang
Copyright Year	2009
Description	Author affiliation: Department of Computer Science and Technology, Tsinghua University, Beijing 100084, China (Jinglei Wang) \|\| Tsinghua National Laboratory of Information Science and Technology, Beijing 100084, China (Yibo Xue; Haixia Wang; Dongsheng Wang)
Abstract	The large working sets of commercial and scientific workloads favor a shared L2 cache design that maximizes the aggregate cache capacity and minimizes off-chip memory requests in Chip Multiprocessors (CMP). There are two important hurdles that restrict the scalability of these chip multiprocessors: the on-chip memory cost of directory and the long L1 miss latencies. This work presents network caching architecture aimed at facing these two important problems. Network caching takes advantage of on-chip networks to manage shared data blocks and directory information in chip multiprocessors. The network caching architecture removes the directory structure from shared L2 caches and stores directory information for the blocks recently cached by L1 caches in the network interface components decreasing on-chip directory memory overhead and improves the scalability. The saved memory space is used as shared data caches or victim caches which are embedded into the network interface components to reduce L1 miss latencies further. This paper develops three network caching designs to reduce L1 miss latencies. The proposed architecture is evaluated based on simulations of a 16-core tiled CMP. First, we demonstrate that network caching architecture provides good scalability. Second, network caching architecture also provides robust performance. Third, different network caching designs have distinct impacts on performance of CMP. Against over the traditional shared L2 cache design, Network Victim Cache (NVC) design improves performance by 23% on average, and up to 34% at best. Network Shared Cache (NSC) design provides performance improvement by 6% on average, and up to 16% at best. Network Directory Cache (NDC) design achieves performance improvement by 4% on average, and up to 11% at best.
Starting Page	341
Ending Page	348
File Size	787070
Page Count	8
File Format	PDF
ISBN	9781424457373
ISSN	10972641
e-ISBN	9781424457380
DOI	10.1109/PCCC.2009.5403830
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-12-14
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Network-on-a-chip Scalability Delay Costs Network interfaces Tiles Protocols Computer science Aggregates Robustness directory-based cache coherence Chip Multiprocessors Network on Chip
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Network Victim Cache: Leveraging Network-on-Chip for Managing Shared Caches in Chip Multiprocessors

Directory-based cache coherence protocol for power-aware chip-multiprocessors

An adaptive cache coherence protocol for chip multiprocessors

Fast Hierarchical Cache Directory: A Scalable Cache Organization for Large-Scale CMP

Cooperative Caching for Chip Multiprocessors

Cooperative caching in power-aware chip-multiprocessors

Towards hierarchical cluster based cache coherence for large-scale network-on-chip

SARC Coherence: Scaling Directory Cache Coherence in Performance and Power

Scalable Proximity-Aware Cache Replication in Chip Multiprocessors

Network caching for Chip Multiprocessors

Similar Documents

Network Victim Cache: Leveraging Network-on-Chip for Managing Shared Caches in Chip Multiprocessors

Directory-based cache coherence protocol for power-aware chip-multiprocessors

An adaptive cache coherence protocol for chip multiprocessors

Fast Hierarchical Cache Directory: A Scalable Cache Organization for Large-Scale CMP

Cooperative Caching for Chip Multiprocessors

Cooperative caching in power-aware chip-multiprocessors

Towards hierarchical cluster based cache coherence for large-scale network-on-chip

SARC Coherence: Scaling Directory Cache Coherence in Performance and Power

Scalable Proximity-Aware Cache Replication in Chip Multiprocessors

Network caching for Chip Multiprocessors