NDLI: Scheduling under data and control dependencies for heterogeneous architectures

Please wait, while we are loading the content...

2015 33rd IEEE International Conference on Computer Design (ICCD)

2014 IEEE 32nd International Conference on Computer Design (ICCD)

2013 IEEE 31st International Conference on Computer Design (ICCD)

2012 IEEE 30th International Conference on Computer Design (ICCD)

2011 IEEE 29th International Conference on Computer Design (ICCD)

2010 IEEE International Conference on Computer Design

2009 IEEE International Conference on Computer Design

2008 IEEE International Conference on Computer Design

2007 25th International Conference on Computer Design

2006 International Conference on Computer Design

2005 International Conference on Computer Design

IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings.

Proceedings 21st International Conference on Computer Design

Proceedings. IEEE International Conference on Computer Design: VLSI in Computers and Processors

Proceedings 2001 IEEE International Conference on Computer Design: VLSI in Computers and Processors. ICCD 2001

Proceedings 2000 International Conference on Computer Design

Proceedings 1999 IEEE International Conference on Computer Design: VLSI in Computers and Processors (Cat. No.99CB37040)

Proceedings International Conference on Computer Design. VLSI in Computers and Processors (Cat. No.98CB36273)

Proceedings International Conference on Computer Design. VLSI in Computers and Processors (Cat. No.98CB36273)

A 690 ps read-access latency register file for a GHz integer microprocessor

Circuit design techniques for a gigahertz integer microprocessor

Design methodology for a 1.0 GHz microprocessor

Improved built-in test pattern generators based on comparison units for synchronous sequential circuits

Efficient BIST TPG design and test set compaction for delay testing via input reduction

Testing digital to analog converters based on oscillation-test strategy using sigma-delta modulation

System-level performance estimation strategy for sw and hw

Accuracy sensitive word-length selection for algorithm optimization

Optimal design of synchronous circuits using software pipelining techniques

On short circuit power estimation of CMOS inverters

Methods for calculating coupling noise in early design: a comparative analysis

Low power SRAM design using hierarchical divided bit-line approach

The Alpha 21264 microprocessor architecture

Timing verification of the 21264: A 600 MHz full-custom microprocessor

Circuit implementation of a 600 MHz superscalar RISC microprocessor

Zen and the art of Alpha verification

A reduction scheme to optimize the Wallace multiplier

Fast low-power shared division and square-root architecture

Area minimization of redundant CORDIC pipeline architectures

How many logic levels does floating-point addition require?

Efficient exact and heuristic minimization of hazard-free logic

Area-oriented synthesis for pass-transistor logic

New compact representation of multiple-valued functions, relations, and non-deterministic state machines

A low-power logic optimization methodology based on a fast power-driven mapping

A fine-grain, current mode scheme for VLSI proximity search engine

An effective datapath design methodology for high-frequency design

Adaptive synchronization

The Microcore development system: a unified environment for designing new microprocessors

Automatic data path abstraction for verification of large scale designs

Model checking of a real ATM switch

Performance-driven board-level routing for FPGA-based logic emulation

Re-synthesis in technology mapping for heterogeneous FPGAs

A simple adaptive wormhole routing algorithm for MIMD systems

Branch assertion and elimination

High-performance digit-serial complex-number multiplier-accumulator

Dynamic fault diagnosis for sequential circuits on reconfigurable hardware

On thin Boolean functions and related optimum OBDD ordering

Clock-skew constrained placement for row based designs

Antirandom vs. pseudorandom testing

The ARM9 family-high performance microprocessors for embedded applications

The system design of a Windows CE ARM based micro-controller

Hardware/software co-verification, an IP vendors viewpoint

AMULET3: a high-performance self-timed ARM microprocessor

Deep submicron design techniques for the 500 MHz IBM S/390 G5 custom microprocessor

Comparative analysis of latches and flip-flops for high-performance systems

Design issues in mixed static-domino circuit implementations

A fast global gate collapsing technique for high performance designs using static CMOS and pass transistor logic

A minimized hardware architecture of fast Phong shader using Taylor series approximation in 3D graphics

Pipelined computation of LNS addition/subtraction with very small lookup tables

Leading-one prediction scheme for latency improvement in single datapath floating-point adders

An approach to verify a large scale system-on-a-chip using symbolic model checking

To model check or not to model check

VEGA: a verification tool based on genetic algorithms

Software power estimation and optimization for high performance, 32-bit embedded processors

FPGA-based Internet Protocol Version 6 router

Partitioning in time: a paradigm for reconfigurable computing

Pulse-mode macromodular systems

Practical design and performance evaluation of completion detection circuits

Rapid prototyping of self-timed circuits

Evaluating the performance of active cache management schemes

Data cache parameter measurements

Fault-tolerant architecture for high performance embedded system applications

Theorem proving guided development of formal assertions in a resource-constrained scheduler for high-level synthesis

Incorporating timing constraints in the efficient memory model for symbolic ternary simulation

Timing analysis of combinational circuits containing complex gates

Extension of the working-zone-encoding method to reduce the energy on the microprocessor data bus

Low-power radix-8 divider

A self-timed real-time sorting network

Automatic VHDL restructuring for RTL synthesis optimization and testability improvement

DCP: an algorithm for datapath/control partitioning of synthesizable RTL models

Hierarchical pipelining for behaviors, loops, and operations

Circular buffered switch design with wormhole routing and virtual channels

The effects of explicitly parallel mechanisms on the multi-ALU processor cluster pipeline

Parallel ultra large scale engine SIMD architecture for real-time digital signal processing applications

An eight-issue tree-VLIW processor for dynamic binary translation

On finding undetectable and redundant faults in synchronous sequential circuits

Enhancing topological ATPG with high-level information and symbolic techniques

An exact solution to the minimum size test pattern problem

Using regression analysis for GA-based ATPG parameter optimization

Static race verification for networks with reconvergent clocks

Finding the longest simple path in cyclic combinational circuits

Practical use of transition mode delay to solve the problems of floating mode delay under highly correlated input streams

A fractal compaction algorithm for efficient power estimation

Code coalescing unit: a mechanism to facilitate load store data communication

Profiling for input predictable threads

Analysis of /spl times/86 instruction set usage for DOS/Windows applications and its implication on superscalar design

Current-based testing for analog and mixed-signal circuits

Test points selection process and diagnosability analysis of analog integrated circuits

Fault detection and automated fault diagnosis for embedded integrated electrical passives

Buffer size driven partitioning for HW/SW co-design

Scheduling under data and control dependencies for heterogeneous architectures

Integrated partitioning and scheduling for hardware/software co-design

Combining technology mapping with post-placement resynthesis for performance optimization

Learning as applied to stochastic optimization for standard cell placement

Timing-driven routing for symmetrical-array-based FPGAs

Silicon microsystems merging sensors, circuits and systems

Proceedings International Conference on Computer Design VLSI in Computers and Processors

Proceedings International Conference on Computer Design. VLSI in Computers and Processors

Proceedings of ICCD '95 International Conference on Computer Design. VLSI in Computers and Processors

Proceedings 1994 IEEE International Conference on Computer Design: VLSI in Computers and Processors

Proceedings of 1993 IEEE International Conference on Computer Design ICCD'93

Proceedings 1992 IEEE International Conference on Computer Design: VLSI in Computers & Processors

[1991 Proceedings] IEEE International Conference on Computer Design: VLSI in Computers and Processors

Proceedings., 1990 IEEE International Conference on Computer Design: VLSI in Computers and Processors

Proceedings 1989 IEEE International Conference on Computer Design: VLSI in Computers and Processors

Proceedings 1988 IEEE International Conference on Computer Design: VLSI

Scheduling under data and control dependencies for heterogeneous architectures

Content Provider	IEEE Xplore Digital Library
Author	Doboli, A. Eles, P.
Copyright Year	1998
Description	Author affiliation: Dept. of Electron. Comput. & Eng. Comput. Sci., Cincinnati Univ., OH, USA (Doboli, A.)
Abstract	This paper presents a list-scheduling algorithm for graphs with data and control dependencies. We assume that tasks are partitioned between hardware resources as scheduling takes place after partitioning in our co-synthesis tool. Control dependencies are introduced by if statements, and model complementary functionalities. A detailed discussion of our algorithm is presented. Extensive experimental work shows the effectiveness of our method for generating close-to-optima schedules in short run-times.
Starting Page	602
Ending Page	608
File Size	64082
Page Count	7
File Format	PDF
ISBN	0818690992
ISSN	10636404
DOI	10.1109/ICCD.1998.727121
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1998-10-05
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Processor scheduling Resource management Communication system control Hardware Computer architecture Scheduling algorithm Partitioning algorithms Information science Multiprocessing systems Process control
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Hardware and Architecture

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in