NDLI logo
  • Content
  • Similar Resources
  • Metadata
  • Cite This
  • Log-in
  • Fullscreen
Log-in
Do not have an account? Register Now
Forgot your password? Account recovery
  1. Journal of Computer Science and Technology
  2. Journal of Computer Science and Technology : Volume 15
  3. Journal of Computer Science and Technology : Volume 15, Issue 5, September 2000
  4. Exploiting deterministic TPG for path delay testing
Loading...

Please wait, while we are loading the content...

Journal of Computer Science and Technology : Volume 32
Journal of Computer Science and Technology : Volume 31
Journal of Computer Science and Technology : Volume 30
Journal of Computer Science and Technology : Volume 29
Journal of Computer Science and Technology : Volume 28
Journal of Computer Science and Technology : Volume 27
Journal of Computer Science and Technology : Volume 26
Journal of Computer Science and Technology : Volume 25
Journal of Computer Science and Technology : Volume 24
Journal of Computer Science and Technology : Volume 23
Journal of Computer Science and Technology : Volume 22
Journal of Computer Science and Technology : Volume 21
Journal of Computer Science and Technology : Volume 20
Journal of Computer Science and Technology : Volume 19
Journal of Computer Science and Technology : Volume 18
Journal of Computer Science and Technology : Volume 17
Journal of Computer Science and Technology : Volume 16
Journal of Computer Science and Technology : Volume 15
Journal of Computer Science and Technology : Volume 15, Issue 6, November 2000
Journal of Computer Science and Technology : Volume 15, Issue 5, September 2000
Average-case analysis of algorithms using Kolmogorov complexity
Renaming a set of non-Horn clauses
Decision tree complexity of graph properties with dimension at most 5
Checking timed automata for linear duration properties
Default reasoning and belief revision: A syntax-independent approach
Some structural properties of SAT
Supporting flexible data distribution in software DSMs
Limited multiple-writer: An approach to dealing with false sharing in software DSMs
Improving the syllable-synchronous network search algorithm for word decoding in continuous Chinese speech recognition
Exploiting deterministic TPG for path delay testing
Implementation of a prototype VoIP system
Study on translating Chinese into Chinese sign language
An aided tool for enterprise network design
Journal of Computer Science and Technology : Volume 15, Issue 4, July 2000
Journal of Computer Science and Technology : Volume 15, Issue 3, May 2000
Journal of Computer Science and Technology : Volume 15, Issue 2, March 2000
Journal of Computer Science and Technology : Volume 15, Issue 1, January 2000
Journal of Computer Science and Technology : Volume 14
Journal of Computer Science and Technology : Volume 13
Journal of Computer Science and Technology : Volume 12

Similar Documents

...
High level synthesis for loop-based BIST

Article

...
A Test Approach for Look-Up Table Based FPGAs

Article

...
A mixed-mode BIST scheme based on folding compression

Article

...
BIST design for detecting multiple stuck-open faults in CMOS circuits using transition count

Article

...
An analytical delay model

Article

...
Path sensitization

Article

...
Delay Testing Viability of Gate Oxide Short Defects

Article

...
Test Time Minimization for Hybrid BIST of Core-Based Systems

Article

...
A Wiring-Aware Approach to Minimizing Built-In Self-Test Overhead

Article

Exploiting deterministic TPG for path delay testing

Content Provider SpringerLink
Author Li, Xiaowei Cheung, Paul Y. S.
Copyright Year 2000
Abstract Detection of path delay faults requires two-pattern tests. BIST technique provides a low-cost test solution. This paper proposes an approach to designing a cost-effective deterministic test pattern generator (TPG) for path delay testing. Given a set of pre-generated test-pairs with pre-determined fault coverage, a deterministic TPG is synthesized to apply the given test-pair set in a limited test time. To achieve this objective, configurable linear feedback shift register (LFSR) structures are used. Techniques are developed to synthesize such a TPG, which is used to generate an unordered deterministic test-pair set. The resulting TPG is very efficient in terms of hardware size and speed performance. Simulation of academic benchmark circuits has given good results when compared to alternative solutions.
Starting Page 472
Ending Page 479
Page Count 8
File Format PDF
ISSN 10009000
Journal Journal of Computer Science and Technology
Volume Number 15
Issue Number 5
e-ISSN 18604749
Language English
Publisher Science Press
Publisher Date 2000-01-01
Publisher Place Beijing
Access Restriction One Nation One Subscription (ONOS)
Subject Keyword built-in self-test (BIST) path delay testing deterministic TPG configurable LFSR Computer Science Software Engineering Theory of Computation Data Structures, Cryptology and Information Theory Artificial Intelligence (incl. Robotics) Information Systems Applications (incl.Internet)
Content Type Text
Resource Type Article
Subject Theoretical Computer Science Computational Theory and Mathematics Computer Science Applications Software Hardware and Architecture
  • About
  • Disclaimer
  • Feedback
  • Sponsor
  • Contact
  • Chat with Us
About National Digital Library of India (NDLI)
NDLI logo

National Digital Library of India (NDLI) is a virtual repository of learning resources which is not just a repository with search/browse facilities but provides a host of services for the learner community. It is sponsored and mentored by Ministry of Education, Government of India, through its National Mission on Education through Information and Communication Technology (NMEICT). Filtered and federated searching is employed to facilitate focused searching so that learners can find the right resource with least effort and in minimum time. NDLI provides user group-specific services such as Examination Preparatory for School and College students and job aspirants. Services for Researchers and general learners are also provided. NDLI is designed to hold content of any language and provides interface support for 10 most widely used Indian languages. It is built to provide support for all academic levels including researchers and life-long learners, all disciplines, all popular forms of access devices and differently-abled learners. It is designed to enable people to learn and prepare from best practices from all over the world and to facilitate researchers to perform inter-linked exploration from multiple sources. It is developed, operated and maintained from Indian Institute of Technology Kharagpur.

Learn more about this project from here.

Disclaimer

NDLI is a conglomeration of freely available or institutionally contributed or donated or publisher managed contents. Almost all these contents are hosted and accessed from respective sources. The responsibility for authenticity, relevance, completeness, accuracy, reliability and suitability of these contents rests with the respective organization and NDLI has no responsibility or liability for these. Every effort is made to keep the NDLI portal up and running smoothly unless there are some unavoidable technical issues.

Feedback

Sponsor

Ministry of Education, through its National Mission on Education through Information and Communication Technology (NMEICT), has sponsored and funded the National Digital Library of India (NDLI) project.

Contact National Digital Library of India
Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302
See location in the Map
03222 282435
Mail: support@ndl.gov.in
Sl. Authority Responsibilities Communication Details
1 Ministry of Education (GoI),
Department of Higher Education
Sanctioning Authority https://www.education.gov.in/ict-initiatives
2 Indian Institute of Technology Kharagpur Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project https://www.iitkgp.ac.in
3 National Digital Library of India Office, Indian Institute of Technology Kharagpur The administrative and infrastructural headquarters of the project Dr. B. Sutradhar  bsutra@ndl.gov.in
4 Project PI / Joint PI Principal Investigator and Joint Principal Investigators of the project Dr. B. Sutradhar  bsutra@ndl.gov.in
Prof. Saswat Chakrabarti  will be added soon
5 Website/Portal (Helpdesk) Queries regarding NDLI and its services support@ndl.gov.in
6 Contents and Copyright Issues Queries related to content curation and copyright issues content@ndl.gov.in
7 National Digital Library of India Club (NDLI Club) Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach clubsupport@ndl.gov.in
8 Digital Preservation Centre (DPC) Assistance with digitizing and archiving copyright-free printed books dpc@ndl.gov.in
9 IDR Setup or Support Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops idr@ndl.gov.in
I will try my best to help you...
Cite this Content
Loading...