NDLI: A 65 nm CMOS resistive feedback noise canceling LNA with tunable bandpass from 4.6 to 5.8 GHz

Content Provider	SpringerLink
Author	Sturm, Johannes Popuri, Suchendranath Xiang, Xinbo
Copyright Year	2015
Abstract	Two low-noise amplifiers (LNA) with single ended input and differential output (balun) for multi-standard wireless receivers up to 6 GHz are presented. The proposed LNA’s are based on resistive-feedback concept, which enables wide-band input impedance matching and gain. A measured test structure of the first LNA shows a wide-band gain of 22 dB in a band of 0.2–5 GHz. Due to different noise cancellation techniques, the proposed LNA achieves a superior low noise figure (NF) of 1.7 dB at 2.5 GHZ. The IIP3 linearity and 1 dB compression point of the LNA are about −4 and −16.1 dBm at 2 GHz respectively. To relax external RF filters and LNA linearity requirements, a second LNA version with an on-chip LC bandpass load enabling a tunable center frequency from 4.6 to 5.8 GHz is presented. The LNA achieves a measured gain up to 30 dB and an IIP3 linearity between −6.5 and −10.3 dBm. The NF reaches a low value of 1.6 dB in the band of interest. Both LNA circuits are implemented in 65 nm CMOS technology with an active chip area of 112 × 78 and 154 × 197 μm2 respectively. Therefore the proposed LNA structures are a cost-effective alternative to source-degeneration based narrow-band LNA’s with comparable performance. Since wide-band input impedance matching is employed, the LNA’s can be used in re-configurable multi-standard wireless low-cost applications.
Starting Page	191
Ending Page	199
Page Count	9
File Format	PDF
ISSN	09251030
Journal	Analog Integrated Circuits and Signal Processing
Volume Number	87
Issue Number	2
e-ISSN	15731979
Language	English
Publisher	Springer US
Publisher Date	2015-11-03
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	CMOS Low-noise amplifier (LNA) Wide-band LNA Noise cancelation Resistive feedback LNA Circuits and Systems Electrical Engineering Signal, Image and Speech Processing
Content Type	Text
Resource Type	Article
Subject	Surfaces, Coatings and Films Signal Processing Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A CMOS low noise transconductance amplifier for 1–6 GHz bands

A 4-stage 60-GHz low-noise amplifier in 65-nm CMOS with body biasing to control gain, linearity, and input matching

Current reuse topology in UWB CMOS LNA

60 GHz amplifier employing slow-wave transmission lines in 65-nm CMOS

A 0.3-V power supply 2.4-GHz-band Class-C VCO IC with amplitude feedback loop in 65-nm CMOS

A 0.7 to 3 GHz wireless receiver front end in 65-nm CMOS with an LNA linearized by positive feedback

Miniature Wide-Band Noise-Canceling CMOS LNA

A linear 60 GHz 65 nm-CMOS power amplifier realization and characterization for OFDM signal

Miniature Wide-Band Noise-Canceling CMOS LNA

A 65 nm CMOS resistive feedback noise canceling LNA with tunable bandpass from 4.6 to 5.8 GHz

Similar Documents

A CMOS low noise transconductance amplifier for 1–6 GHz bands

A 4-stage 60-GHz low-noise amplifier in 65-nm CMOS with body biasing to control gain, linearity, and input matching

Current reuse topology in UWB CMOS LNA

60 GHz amplifier employing slow-wave transmission lines in 65-nm CMOS

A 0.3-V power supply 2.4-GHz-band Class-C VCO IC with amplitude feedback loop in 65-nm CMOS

A 0.7 to 3 GHz wireless receiver front end in 65-nm CMOS with an LNA linearized by positive feedback

Miniature Wide-Band Noise-Canceling CMOS LNA

A linear 60 GHz 65 nm-CMOS power amplifier realization and characterization for OFDM signal

Miniature Wide-Band Noise-Canceling CMOS LNA

A 65 nm CMOS resistive feedback noise canceling LNA with tunable bandpass from 4.6 to 5.8 GHz