NDLI: 3D flip chip packaging of MEMS sensor

Content Provider	IEEE Xplore Digital Library
Author	Gadda, A. Tuovinen, R. Rimminen, H. Lalu, S. Saarilahti, J. Karkkainen, A.
Copyright Year	2014
Description	Author affiliation: VTT Tech. Res. Centre of Finland, Espoo, Finland (Gadda, A.; Tuovinen, R.; Rimminen, H.; Lalu, S.; Saarilahti, J.; Karkkainen, A.)
Abstract	Advanced 3D packaging of a Micro Electro Mechanical Systems (MEMS) chip and a CMOS/ASIC Chip was studied. We successfully introduced redistribution process applying two spin coated polybenzoxazole (PBO) polymer layers and two metal layers on 200 mm ASIC wafer. Both MEMS and ASIC bump pad openings were set to 60 μm in diameter. Sputtering and electrochemical plating (ECP) techniques were utilized for metallization. On the Al pads of the sensor Au stud bumps were created. The redistributed ASIC pads were coated with sputtered Au on top of the ECP nickel metal layer and thus Au-Au flip chip bonding was accomplished. The MEMS sensor element in this study was capacitive pressure sensing diaphragm. The diaphragm was made of poly-Si. The pressure range tested was typical barometric range from 35 kPa to 115 kPa. The device operating temperature range from - 40 °C to + 85 °C was tested. Along with the packaging process, solder ball transfer jig was fabricated using bulk silicon wafer. It enabled transfer of eight solder balls to the Chip Scale Packaging (CSP) at one time. The solder ball landing pad was sputtered Au as well. The solder ball pad openings were 300 μm in diameter. Two different size of solder balls were used, 310 μm and 410 μm to ensure enough clearance between CSP and Printed Circuit Board (PCB). Solder balls were consisted of polymer core ball with SnAgCu (SAC) solder metal layers. Several thermo compression bondings were carried out and fine-tune solder ball connections. Functionality was verified by electrical device measurements. To improve productivity, replacement of the Au stud bumps was demonstrated using wafer level ECP to make SnAg μbumps. The plating quality attained within 1 μm height uniformity inside a bonding chip area. SEM observation showed that connection of SnAg micro bump to Au-pad metal was realized.
Starting Page	1
Ending Page	5
File Size	1124214
Page Count	5
File Format	PDF
ISBN	9781479940264
DOI	10.1109/ESTC.2014.6962737
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-09-16
Publisher Place	Finland
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Application specific integrated circuits Micromechanical devices Metals Flip-chip devices Bonding Chip scale packaging Through-silicon vias
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Mr. Siddhartha Mukherjee siddhartha@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	ndl-support@iitkgp.ac.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

3D ICs in the real world

A 3-D packaging concept for cost effective packaging of MEMS and ASIC on wafer level

A novel, wafer-level stacking method for low-chip yield and non-uniform, chip-size wafers for MEMS and 3D SIP applications

Applications of infrared microscopy to IC and MEMS packaging

Heterogeneous integration technology for MEMS-LSI multi-chip module

Through Silicon Vias and thermocompression bonding using inkjet-printed gold nanoparticles for heterogeneous MEMS integration

Chip scale package of a MEMS microphone and ASIC stack

Vacuum Encapsulation of Resonant MEMS Sensors by Direct Chip-to-Wafer Stacking on ASIC

Application of TSV integration and wafer bonding technologies for hermetic wafer level packaging of MEMS components for miniaturized timing devices

3D flip chip packaging of MEMS sensor

Similar Documents

3D ICs in the real world

A 3-D packaging concept for cost effective packaging of MEMS and ASIC on wafer level

A novel, wafer-level stacking method for low-chip yield and non-uniform, chip-size wafers for MEMS and 3D SIP applications

Applications of infrared microscopy to IC and MEMS packaging

Heterogeneous integration technology for MEMS-LSI multi-chip module

Through Silicon Vias and thermocompression bonding using inkjet-printed gold nanoparticles for heterogeneous MEMS integration

Chip scale package of a MEMS microphone and ASIC stack

Vacuum Encapsulation of Resonant MEMS Sensors by Direct Chip-to-Wafer Stacking on ASIC

Application of TSV integration and wafer bonding technologies for hermetic wafer level packaging of MEMS components for miniaturized timing devices

3D flip chip packaging of MEMS sensor