NDLI: Behavioral model for high-speed digital buffer/driver

Content Provider	IEEE Xplore Digital Library
Author	Dghais, W. Cunha, T.R. Pedro, J.C.
Copyright Year	2010
Description	Author affiliation: Instituto de Telecomunicações, Universidade de Aveiro, 3810-193, Portugal (Dghais, W.; Cunha, T.R.; Pedro, J.C.)
Abstract	This paper presents a new behavioral macromodeling approach for high-speed digital output buffers/drivers. Unlike traditional behavioral black-box modeling techniques, our approach consists of modeling digital drivers based on their physical constitution in order to simplify the complexity of the nonlinear parametric relationship and include the package network within the nonlinear model structure. For that, the operation of the driver was analyzed by dividing the problem into a nonlinear static and a linear dynamic part. The resulting model is useful for the signal integrity (SI) analysis and has a good performance in terms of both accuracy and speed.
Starting Page	110
Ending Page	113
File Size	545173
Page Count	4
File Format	PDF
ISBN	9781424474103
e-ISBN	9781424474127
DOI	10.1109/INMMIC.2010.5480124
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-04-26
Publisher Place	Sweden
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Integrated circuit interconnections Behavioral modeling Wire Semiconductor device modeling Inductance signal integrity CMOS logic circuits digital output buffers/drivers Packaging Capacitance transient analysis Timing Bonding Driver circuits
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

On the behavioral modeling of integrated circuit output buffers

Defective behaviours of resistive opens in interconnect lines

Comprehensive power bus noise analysis

On the design of CMOS digital output drivers with controlled dI/dt

Operating mode analysis of deep-submicron CMOS buffers driving inductive interconnects

Operating region modeling of deep-submicron CMOS buffers driving global scope inductive interconnects

Prototype testing of high-speed CMOS digital circuits

Bonding Wire Microelectronic Interconnections

Modeling of RLC interconnect lines

Behavioral model for high-speed digital buffer/driver

Similar Documents

On the behavioral modeling of integrated circuit output buffers

Defective behaviours of resistive opens in interconnect lines

Comprehensive power bus noise analysis

On the design of CMOS digital output drivers with controlled dI/dt

Operating mode analysis of deep-submicron CMOS buffers driving inductive interconnects

Operating region modeling of deep-submicron CMOS buffers driving global scope inductive interconnects

Prototype testing of high-speed CMOS digital circuits

Bonding Wire Microelectronic Interconnections

Modeling of RLC interconnect lines

Behavioral model for high-speed digital buffer/driver