NDLI: Cross-Correlation Cartography

Content Provider	IEEE Xplore Digital Library
Author	Sauvage, L. Guilley, S. Flament, F. Danger, J. Mathieu, Y.
Copyright Year	2010
Abstract	Side channel and fault injection attacks are a major threat to cryptographic applications of embedded systems. Best performances for these attacks are achieved by focusing sensors or injectors on the sensible parts of the application, by means of dedicated methods to localise them. Few methods have been proposed in the past, and all of them pinpoint the crypto processor. However, when the cryptographic application is protected, it could be interesting to exploit the activity of other parts of the application, to bypass the countermeasure. In this article, we propose a new localisation method based on cross-correlation, which issues a list of areas of interest within the attacked device. Not only the analysis is exhaustive, but it also does not require a preliminary knowledge about the implementation. Notably, unlike the previous art, this cartography method does not demand that the attacker has the power to request two (or more) acquisitions with anything identical but the crypto processor inputs (\emph{e.g.} the plaintext). The method is experimentally validated using observations of the electromagnetic near field distribution over a Xilinx Virtex 5 FPGA.
Starting Page	268
Ending Page	273
File Size	1149161
Page Count	6
File Format	PDF
ISBN	9781424495238
DOI	10.1109/ReConFig.2010.75
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-12-13
Publisher Place	Mexico
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Cartography Correlation FPGA Side Channel Analysis ElectroMagnetic Analysis Silicon Encryption Registers Probes Fault Injection Analysis Field programmable gate arrays
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Efficient and side-channel resistant authenticated encryption of FPGA bitstreams

A Side-Channel hardened IP-Protection Scheme for FPGA-based Platforms

SCFIT: A FPGA-based fault injection technique for SEU fault model

Exploiting FPGA block memories for protected cryptographic implementations

Side-channel AttacK User Reference Architecture board SAKURA-G

Method for estimating fault injection time on cryptographic devices from EM leakage

A logic level countermeasure against CPA side channel attacks on AES

Random interleaved pipeline countermeasure against power analysis attacks

Identification of critical variables using an FPGA-based fault injection framework

Cross-Correlation Cartography

Similar Documents

Efficient and side-channel resistant authenticated encryption of FPGA bitstreams

A Side-Channel hardened IP-Protection Scheme for FPGA-based Platforms

SCFIT: A FPGA-based fault injection technique for SEU fault model

Exploiting FPGA block memories for protected cryptographic implementations

Side-channel AttacK User Reference Architecture board SAKURA-G

Method for estimating fault injection time on cryptographic devices from EM leakage

A logic level countermeasure against CPA side channel attacks on AES

Random interleaved pipeline countermeasure against power analysis attacks

Identification of critical variables using an FPGA-based fault injection framework

Cross-Correlation Cartography