NDLI: Design space exploration of coarse-grain reconfigurable DSPs

Content Provider	IEEE Xplore Digital Library
Author	Zabel, M. Kohler, S. Zimmerling, M. Preuber, T.B. Spallek, R.G.
Copyright Year	2005
Description	Author affiliation: Inst. of Comput. Eng., Dresden Univ. of Technol. (Zabel, M.; Kohler, S.; Zimmerling, M.; Preuber, T.B.; Spallek, R.G.)
Abstract	This work introduces a new digital signal processor (DSP) architecture concept, which provides increased instruction-level parallelism (ILP), flexibility and scalability compared to state-of-the-art DSPs. The concept can be characterized by an enhanced RISC microprocessor with a tightly coupled reconfigurable ALU array, a vector load/store unit and a control flow manipulation unit. These units implement coarse-grain reconfigurable structures by means of switchable contexts. In contrast to previous work, context activation is performed event-driven according to the instruction pointer of the RISC microprocessor. The synchronous operation of the context-controlled functional units enables an ILP comparable to complex VLIW/SIMD processors, without introducing additional instruction overhead. The reconfigurable units can be adapted to the application demands exploiting parallelism more coarse-grain than common instruction-level functional units. To evaluate the concept, we present a parametrizable template model of the DSP architecture based on a standard ARM7 RISC microprocessor. The DSP model includes an architecture description based on our own ADL/simulation environment and a VHDL RTL model for the purpose of FPGA prototype evaluation. Further, we show detailed quantitative performance and utilization evaluation results related to the ALU array geometry, memory transfer bandwidth and the number of configuration contexts. First experiments executing DSP algorithms have indicated that the proposed architecture can exploit more of the potential application parallelism at a reasonable amount of hardware costs compared to conventional digital signal processors
Starting Page	8
Ending Page	15
File Size	179352
Page Count	8
File Format	PDF
ISBN	0769524567
DOI	10.1109/RECONFIG.2005.15
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2005-09-28
Publisher Place	Mexico
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Geometry Reduced instruction set computing Microprocessors Scalability Digital signal processors Digital signal processing Space exploration VLIW Virtual prototyping Field programmable gate arrays
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

DSP design using VLIW architecture

Evaluation strategies for coarse grained reconfigurable architectures

A retargetable VLIW compiler framework for DSPs with instruction-level parallelism

Intelligent Reconfigurable Instruction Set Processor (IRISP) Design

How TI adopted VLIW in digital signal processors

Network topology exploration of mesh-based coarse-grain reconfigurable architectures

A shared reconfigurable VLIW multiprocessor system

An efficient configuration unit design for VLIW based reconfigurable processors

Extensible and Configurable Processors for System-on-Chip Design

Design space exploration of coarse-grain reconfigurable DSPs

Similar Documents

DSP design using VLIW architecture

Evaluation strategies for coarse grained reconfigurable architectures

A retargetable VLIW compiler framework for DSPs with instruction-level parallelism

Intelligent Reconfigurable Instruction Set Processor (IRISP) Design

How TI adopted VLIW in digital signal processors

Network topology exploration of mesh-based coarse-grain reconfigurable architectures

A shared reconfigurable VLIW multiprocessor system

An efficient configuration unit design for VLIW based reconfigurable processors

Extensible and Configurable Processors for System-on-Chip Design

Design space exploration of coarse-grain reconfigurable DSPs