NDLI: FCUDA: Enabling efficient compilation of CUDA kernels onto FPGAs

Please wait, while we are loading the content...

FCUDA: Enabling efficient compilation of CUDA kernels onto FPGAs

Content Provider	IEEE Xplore Digital Library
Author	Papakonstantinou, A. Gururaj, K. Stratton, J.A. Chen, D. Cong, J. Hwu, W.-M.W.
Copyright Year	2009
Description	Author affiliation: Computer Science Dept., University of California, Los-Angeles, USA (Gururaj, K.; Cong, J.) \|\| Electrical & Computer Eng. Dept., University of Illinois, Urbana-Champaign, USA (Papakonstantinou, A.; Stratton, J.A.; Chen, D.; Hwu, W.-M.W.)
Abstract	As growing power dissipation and thermal effects disrupted the rising clock frequency trend and threatened to annul Moore's law, the computing industry has switched its route to higher performance through parallel processing. The rise of multi-core systems in all domains of computing has opened the door to heterogeneous multi-processors, where processors of different compute characteristics can be combined to effectively boost the performance per watt of different application kernels. GPUs and FPGAs are becoming very popular in PC-based heterogeneous systems for speeding up compute intensive kernels of scientific, imaging and simulation applications. GPUs can execute hundreds of concurrent threads, while FPGAs provide customized concurrency for highly parallel kernels. However, exploiting the parallelism available in these applications is currently not a push-button task. Often the programmer has to expose the application's fine and coarse grained parallelism by using special APIs. CUDA is such a parallel-computing API that is driven by the GPU industry and is gaining significant popularity. In this work, we adapt the CUDA programming model into a new FPGA design flow called FCUDA, which efficiently maps the coarse and fine grained parallelism exposed in CUDA onto the reconfigurable fabric. Our CUDA-to-FPGA flow employs AutoPilot, an advanced high-level synthesis tool which enables high-abstraction FPGA programming. FCUDA is based on a source-to-source compilation that transforms the SPMD CUDA thread blocks into parallel C code for AutoPilot. We describe the details of our CUDA-to-FPGA flow and demonstrate the highly competitive performance of the resulting customized FPGA multi-core accelerators. To the best of our knowledge, this is the first CUDA-to-FPGA flow to demonstrate the applicability and potential advantage of using the CUDA programming model for high-performance computing in FPGAs.
Starting Page	35
Ending Page	42
File Size	319159
Page Count	8
File Format	PDF
ISBN	9781424449392
DOI	10.1109/SASP.2009.5226333
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-07-27
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Concurrent computing Moore's Law Parallel processing Computer industry Frequency Power dissipation Kernel Yarn Field programmable gate arrays Clocks
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Fcuda: enabling efficient compilation of cuda kernels onto fpgas.

Fcuda: enabling efficient compilation of cuda kernels onto fpgas *.

Fcuda: enabling efficient compilation of cuda kernels onto fpgas (2009)

Fcuda: enabling efficient compilation of cuda kernels onto fpgas (2009)

A genetic based algorithm for frequency relaying using FPGAs

Multilevel Granularity Parallelism Synthesis on FPGAs

Fast and guaranteed C compilation onto the PACT-XPP/spl trade/ reconfigurable computing platform

Synthesis of the SR programming language for complex FPGAs

Frequency Relaying Based on Genetic Algorithm Using FPGAs

FCUDA: Enabling efficient compilation of CUDA kernels onto FPGAs

Similar Documents

Fcuda: enabling efficient compilation of cuda kernels onto fpgas.

Fcuda: enabling efficient compilation of cuda kernels onto fpgas *.

Fcuda: enabling efficient compilation of cuda kernels onto fpgas (2009)

Fcuda: enabling efficient compilation of cuda kernels onto fpgas (2009)

A genetic based algorithm for frequency relaying using FPGAs

Multilevel Granularity Parallelism Synthesis on FPGAs

Fast and guaranteed C compilation onto the PACT-XPP/spl trade/ reconfigurable computing platform

Synthesis of the SR programming language for complex FPGAs

Frequency Relaying Based on Genetic Algorithm Using FPGAs

FCUDA: Enabling efficient compilation of CUDA kernels onto FPGAs