NDLI: Pipelined DSP design with a true single-phase energy-recovering logic style

Content Provider	IEEE Xplore Digital Library
Author	Kim, S. Papaefthymiou, M.C.
Copyright Year	1999
Description	Author affiliation: Dept. of Electr. Eng. & Comput. Sci., Adv. Comput Archit. Lab., Ann Arbor, MI, USA (Kim, S.)
Abstract	We recently invented a true single-phase energy-recovering circuit family, called TSEL, that relies on a cross-coupled latch structure and two DC reference voltages to achieve low energy consumption for a broad range of operating frequencies. In this paper, we explore the application of TSEL to the design of low-energy DSP circuits. Specifically, we describe and evaluate a 6,768-transistor, pipelined TSEL module that performs the 8-point Hadamard transform. In layout simulations with a standard 0.5 /spl mu/m CMOS technology, our TSEL module functions correctly for operating frequencies in excess of 280 MHz. Above 40 MHz, our TSEL design is more energy-efficient than any other energy-recovering alternative with a similar cross-coupled latch structure. At 280 MHz; it is at least 4 times more energy-efficient than a corresponding static CMOS design.
Starting Page	135
Ending Page	143
File Size	670336
Page Count	9
File Format	PDF
ISBN	0769500196
DOI	10.1109/LPD.1999.750414
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1999-03-04
Publisher Place	Italy
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Power supplies Digital signal processing Voltage Logic design Clocks
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Pipelined DSP Design with a True Single-Phase Energy-Recovering Logic Style (1999)

A CMOS pipelined carry-save array using true single-phase single-transistor-latch clocking

The Minimum System Design Based on DSP TMS320C6713

A pipelined multiply-accumulate unit design for energy recovery DSP systems

Scheduling and optimal voltage selection for low power multi-voltage DSP datapaths

Quasi-Static Energy Recovery Logic with Single Power-Clock Supply

True single-phase energy recovery flip-flop for low-power application

A 500 MHz, one volt, 16 by 16 bit multiplier for DSP cores

Low energy CMOS true single phase power supply clocking adiabatic differential cascode voltage switch logic circuit

Pipelined DSP design with a true single-phase energy-recovering logic style

Similar Documents

Pipelined DSP Design with a True Single-Phase Energy-Recovering Logic Style (1999)

A CMOS pipelined carry-save array using true single-phase single-transistor-latch clocking

The Minimum System Design Based on DSP TMS320C6713

A pipelined multiply-accumulate unit design for energy recovery DSP systems

Scheduling and optimal voltage selection for low power multi-voltage DSP datapaths

Quasi-Static Energy Recovery Logic with Single Power-Clock Supply

True single-phase energy recovery flip-flop for low-power application

A 500 MHz, one volt, 16 by 16 bit multiplier for DSP cores

Low energy CMOS true single phase power supply clocking adiabatic differential cascode voltage switch logic circuit

Pipelined DSP design with a true single-phase energy-recovering logic style