NDLI: Low Power Behavioral Synthesis

Content Provider	IEEE Xplore Digital Library
Author	Guan-Jun Wang Ying Zhao
Copyright Year	2009
Abstract	In this paper, a framework for reducing power during behavioral synthesis is proposed. A new parameter called Cycle Power Product (CPP) is defined which captures the power characteristics as an equally weighted sum of normalized mean cycle power. To minimize this parameter uses multiple supply voltages and dynamic frequency clocking and results in reduction of both energy and transient power. The cycle differential power can be modeled either as the mean deviation from the average power or as the cycle-to-cycle power gradient. The switching activity information is obtained from behavioral simulations. Based on the above we develop a new datapath scheduling algorithm which attempts at power and energy minimization by minimizing the CPP parameter during the scheduling process. The type and number of functional units available becomes the set of resource constraints for the scheduler. Experimental results indicate that the scheduler that minimizes CPP instead of conventional energy or average power as objective function could achieve significant reductions in power and energy.
Starting Page	160
Ending Page	163
File Size	130070
Page Count	4
File Format	PDF
ISBN	9781424467549
e-ISBN	9781424467556
DOI	10.1109/ICICSE.2009.74
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-12-21
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Energy consumption Fluctuations low power design behavioral synthesis Minimization Batteries Scheduling algorithm Concurrent computing cycle power product Voltage Capacitance Circuit synthesis Clocks
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

ILP models for energy and transient power minimization during behavioral synthesis

An iterative improvement algorithm for low power data path synthesis

Power fluctuation minimization during behavioral synthesis using ILP-based datapath scheduling

A framework for energy and transient power reduction during behavioral synthesis

Synthesis scheme for low power designs with multiple supply voltages by tabu search

Concurrency-oriented optimization for low-power asynchronous systems

Operation binding and scheduling for low power using constraint logic programming

SUB 45nm Low Power Design Challenges

Low-power hardware synthesis from TRS-based specifications

Low Power Behavioral Synthesis

Similar Documents

ILP models for energy and transient power minimization during behavioral synthesis

An iterative improvement algorithm for low power data path synthesis

Power fluctuation minimization during behavioral synthesis using ILP-based datapath scheduling

A framework for energy and transient power reduction during behavioral synthesis

Synthesis scheme for low power designs with multiple supply voltages by tabu search

Concurrency-oriented optimization for low-power asynchronous systems

Operation binding and scheduling for low power using constraint logic programming

SUB 45nm Low Power Design Challenges

Low-power hardware synthesis from TRS-based specifications

Low Power Behavioral Synthesis