NDLI: Automated Signature Insertion in Combinational Logic Patterns for HDL IP Core Protection

Content Provider	IEEE Xplore Digital Library
Author	Castillo, E. Parrilla, L. Garcia, A. Meyer-Baese, U. Botella, G. Lloris, A.
Copyright Year	2008
Description	Author affiliation: Dept. Electron. & Comput. Technol., Univ. of Granada, Granada (Castillo, E.; Parrilla, L.; Garcia, A.)
Abstract	This paper presents significant improvements to previous watermarking technique for intellectual property protection (IPP) of IP cores. The technique relies on hosting the bits of a digital signature at the HDL design level using resources included within the original system. The technique also includes a procedure for secure signature extraction requiring minimal modifications to the system. The new advances refer to increasing the applicability of this watermarking technique to any design and the provision of an automatic tool for signature hosting that, in addition to easy the signature hosting, leads to reduced area penalties. Synthesis results show that the application of the proposed watermarking strategy results in negligible degradation of system performance and very low area penalties.
Starting Page	183
Ending Page	186
File Size	5406478
Page Count	4
File Format	PDF
ISBN	9781424419920
DOI	10.1109/SPL.2008.4547753
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2008-03-26
Publisher Place	Argentina
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Automation Circuits Watermarking Computer architecture Intellectual property Logic Data mining Hardware design languages Protection Digital signatures
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Intellectual Property Protection of HDL IP Cores Through Automated Signature Hosting

Intellectual Property Protection of IP Cores at HDL Design Level with Automatic Signature Spreading

IPP@HDL: Efficient Intellectual Property Protection Scheme for IP Cores

Digital Signature Embedding Technique for IP Core Protection

IPP Watermarking Technique for IP Core Protection on FPL Devices

RNS-based Watermarking for IP Cores

A Unified Approach for IP Protection across Design Phases in a Packaged Chip

Protection of microprocessor-based cores for FPL devices

Rewiring for watermarking digital circuits

Automated Signature Insertion in Combinational Logic Patterns for HDL IP Core Protection

Similar Documents

Intellectual Property Protection of HDL IP Cores Through Automated Signature Hosting

Intellectual Property Protection of IP Cores at HDL Design Level with Automatic Signature Spreading

IPP@HDL: Efficient Intellectual Property Protection Scheme for IP Cores

Digital Signature Embedding Technique for IP Core Protection

IPP Watermarking Technique for IP Core Protection on FPL Devices

RNS-based Watermarking for IP Cores

A Unified Approach for IP Protection across Design Phases in a Packaged Chip

Protection of microprocessor-based cores for FPL devices

Rewiring for watermarking digital circuits

Automated Signature Insertion in Combinational Logic Patterns for HDL IP Core Protection