NDLI: Baseband digital predistorter with quadrature error correction

Please wait, while we are loading the content...

2015 Nordic Circuits and Systems Conference (NORCAS): NORCHIP & International Symposium on System-on-Chip (SoC)

Proceedings Norchip Conference, 2004.

Table of contents

Millimetre wave metamorphic HEMT amplifiers

A broad-band quadrature-modulator in standard 0.13μm CMOS

Ring road NoC architecture

Low-power and error coding for network-on-chip traffic

A low-power CMOS front-end for cuff-recorded nerve signals

A CMOS analog integrated circuit for actuation and readout of a MEMS $CO_{2}$ sensor

A linear capacitive sensor interface circuit with single-ended to differential output capability

An inductorless peaking technique applied to MOS current-mode logic gates

Silicon self-switching-device based logic gates operating at room temperature

Multifunction subthreshold gate used for a low power full adder

A 0.6 v 1.6 mW fully integrated voltage- controlled oscillator in 90 nm CMOS aiming for the GPS L1 band

Injection locked coupled VCOs for low phase noise and high accuracy quadrature generation

A novel 1V-supply, low power, wide tuning range voltage controlled oscillator implemented in 0.18/spl mu/m CMOS technology

FPGA based fault emulation of synchronous sequential circuits

Efficient image filtering and information reduction in reconfigurable logic

An analysis of the embedded system design space and two case studies, replacing uP's with an FPGA

Implementation experiments of analog nonvolatile memory with a standard 0.35 μ m CMOS

Bridging concurrent and non-concurrent error detection in FIR filters

A novel approach for implementation of adaptive learning rate neural networks

Efficient behavioral modeling of small timing errors in A/D and D/A converters

Analytical expression of the efficiency of phantom zero compensation applied on negative-feedback amplifiers

Analysis method of nonlinear self-heating ef fects based on simulated large signal spectra

Histogram based background correction of ADC

Programmable analog integrated circuit

Low-power reconfigurable baseband block for UMTS/WLAN transmitters

Design criteria for the RF section of long range passive RFID systems

A method of varactor capacitance modulation reduction in CMOS LC-VCOs

Comparison of different class-D power amplier topologies for 1-bit band-pass delta-sigma D/A converters

A modified shield-based test fixture for silicon-on-insulator (SOI) to mitigate the uncertainties of the parallel parasitics

Channel length as a design parameter for low noise wideband LNAs in deep submicron CMOS technologies

Impact of oscillator power in discrete and continuous time /spl Sigma//spl Delta/ converters

Multistandard receiver for home networking and digital media

Improving a network security system by recongurable hardware

Power analysis of high throughput pipelined carry-propagation adders

High-speed on-chip interconnect modeling for circuit simulation

Phase noise analysis of the LC-tank CMOS oscillator

A phase noise analysis of CMOS colpitts oscillators

Low-phase-error and low-phase-noise 2GHz CMOS quadrature VCOs

Baseband digital predistorter with quadrature error correction

Improving multiple-branch FIR filter structures through constrained optimization

A new class of linear-phase FIR filters based on switching and resetting of IIR filters

A 14b 200MHz IF-sampling A/D converter with 79.9dB SFDR

A 16 GSPS 0.18 μm CMOS decimator for single-bit Σ Δ-modulation

A low-power reconfigurable analog filter for UMTS/WLAN receivers

Implementation of the signal component generator of a CALLUM 2 transmitter architecture in CMOS technology

Dynamic element matching in decomposed digital-to-analog converters

0.25μ m CMOS analog multiplier for polynomial predistorter

A Σ Δ fractional-N closed-loop modulator for DECT

A tool for low-power synthesis of FSMs with mixed synchronous/asynchronous state memory

Implementation of a self-timed asynchronous parallel FIR filter using CSCD

Integrated time counter with 200 ps resolution

Power consumption estimation of the multi-threaded xinc processor

A variable word-width content addressable memory for fast string matching

μ spider: a CAD tool for efficient NoC design

A simulation model for embedding the transistor bias

A UML pro le for the TACO protocol processing platform

Communication scheme for an advanced java co-processor

A single chip 802.11 a/b/g WLAN transceiver

A SW-HW implementation of arbitration protocols

A DC-13GHz LNA for UWB RFID applications

An analog current-mode 2-D DCT implementation

First measurement results of a gray-code current-mode ADC

13.5 MHz class-S modulator for an EER transmitter

Improving capacitive drive capability of miller compensated amplifier

A low power, propagation delay stable, continuous-time comparator

On improving best-effort throughput by better utilization of guaranteed throughput channels in an on-chip communication system

Virtual channel designs for guaranteeing bandwidth in asynchronous network-on-chip

Flit ejection in on-chip wormhole-switched networks with virtual channels

Radio design for future wireless soc platforms- an overview

RF requirements for multi-hop cellular network repeaters

An RF CMOS Q-enhanced LC resonator

A 1 GHz AGC amplifier in BiCMOS with 3 μ s settling-time for 802.11a WLAN

Formal timing model for hardware components

An improved estimation methodology for hybrid BIST cost calculation

Memory hierarchy usage estimation for global loop transformations

Yield enhancement techniques in analog design automation

Baseband digital predistorter with quadrature error correction

Content Provider	IEEE Xplore Digital Library
Author	Teikari, I. Vankka, J. Halonen, K.
Copyright Year	2004
Description	Author affiliation: Electronic Circuit Design Laboratory, Helsinki University of Technology, P.O.Box 3000, FIN-02015, TKK, Finland (Teikari, I.; Vankka, J.; Halonen, K.)
Abstract	In this paper simulation and measurement results of a FPGA implementation of a baseband digital complex gain predistorter with a quadrature modulator error correction algorithm are presented. In the measurements a 40 dB three stage power ampli er chain with an analog quadrature modulator and demodulator was used as the device to be predistorted. The signal used in the measurements and simulations was a 30dBm 18 kHz DQPSK signal at 400 MHz carrier frequency. In simulations 40 dB ACP improvement was achieved and in the measurements over IO dB reduction in 3rd order nonlinearity was achieved.
Starting Page	159
Ending Page	162
File Size	327477
Page Count	4
File Format	PDF
ISBN	0780385101
DOI	10.1109/NORCHP.2004.1423847
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2004-11-08
Publisher Place	Norway
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Algorithm design and analysis Baseband Nonlinear distortion Laboratories Transfer functions Predistortion Polynomials Error correction Table lookup Electronic circuits
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in