NDLI: PID-Controlled PLL for Fast Frequency-Hopped Systems

Content Provider	IEEE Xplore Digital Library
Author	Uyanik, Hayri Ugur Tarim, Nil
Copyright Year	2007
Description	Author affiliation: Istanbul Technical University, Electronics and Communication Engineering Department, 34469 Istanbul, TURKEY, uuyanik@itu.edu.tr (Uyanik, Hayri Ugur) \|\| Istanbul Technical University, Electronics and Communication Engineering Department, 34469 Istanbul, TURKEY, ntarim@ieee.org (Tarim, Nil)
Abstract	In this work, a novel aided-acquisition technique based on proportional-integral-derivative (PID) control of a phase-locked loop (PLL) is presented. This is achieved by inserting a control block into the PLL during acquisition where originally the output frequency/phase is controlled by a PI controller. This significantly reduces the settling time of the PLL which is important for certain applications such as WLANs where fast frequency-hopped spread-spectrum methods are used. Simulations show that the proposed structure reduces the settling time by 75%.
Starting Page	1
Ending Page	3
File Size	95942
Page Count	3
File Format	PDF
ISBN	9781424416790
DOI	10.1109/DCAS.2007.4433198
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-11-15
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Filters Three-term control Voltage-controlled oscillators Communication system control Switches Pi control Frequency conversion Error correction Phase locked loops Voltage control
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

High speed PLL frequency synthesizer for mobile communications

Methodological approach to GPS disciplined OCXO based on PID PLL

GHz band fast hopping PLL synthesizer

Zero-order three-phase phase-locked loops

A 3.5-GHz PLL for fast low-IF/zero-IF LO switching in an 802.11 transceiver

Fast-switching analog PLL with finite-impulse response

Switched capacitor PLL frequency synthesizer

VHF phase and frequency synthesizers based on PLL principle

Design of a Ku-band PLL frequency synthesizer

PID-Controlled PLL for Fast Frequency-Hopped Systems

Similar Documents

High speed PLL frequency synthesizer for mobile communications

Methodological approach to GPS disciplined OCXO based on PID PLL

GHz band fast hopping PLL synthesizer

Zero-order three-phase phase-locked loops

A 3.5-GHz PLL for fast low-IF/zero-IF LO switching in an 802.11 transceiver

Fast-switching analog PLL with finite-impulse response

Switched capacitor PLL frequency synthesizer

VHF phase and frequency synthesizers based on PLL principle

Design of a Ku-band PLL frequency synthesizer

PID-Controlled PLL for Fast Frequency-Hopped Systems