NDLI: Response property checking via distributed state space exploration

Content Provider	IEEE Xplore Digital Library
Author	Bingham, B. Greenstreet, M.
Copyright Year	2014
Description	Author affiliation: Dept. of Comput. Sci., Univ. of British Columbia, Vancouver, BC, Canada (Bingham, B.; Greenstreet, M.)
Abstract	A response property is a simple liveness property that, given state predicates p and q, asserts "whenever a p-state is visited, a g-state will be visited in the future". This paper presents an efficient and scalable implementation for explicit-state model of checking response properties on systems with strongly- and weakly-fair actions, using a network of machines. Our approach is a novel twist on the One-Way-Catch-Them-Young (OWCTY) algorithm. Although OWCTY has a worst-case time complexity of $O(n^{2}m)$ where n is the number of states of the model, and m is the number of fair actions, we show that in practice, the run-time is a very small multiple of n. This allows our approach to handle large models with a large number of fairness constraints. Our implementation builds upon PREACH, a distributed, explicit-state model checking tool. We demonstrate the effectiveness of our approach by applying it to several standard benchmarks on some real-world, proprietary, architectural models.
Starting Page	15
Ending Page	22
File Size	798761
Page Count	8
File Format	PDF
ISBN	9780983567844
DOI	10.1109/FMCAD.2014.6987590
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-10-21
Publisher Place	Switzerland
Access Restriction	Subscribed
Rights Holder	FMCAD and the authors
Subject Keyword	Algorithm design and analysis fairness murphi Heuristic algorithms Automata Model checking distributed model checking liveness Power capacitors Space exploration Optimization explicit-state model checking
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Directed explicit-state model checking in the validation of communication protocols (2004)

Industrial Strength Distributed Explicit State Model Checking

Fairness and priority in progress property analysis *.

Multi-core Model Checking Algorithms for LTL Verification with Fairness Assumptions

An FPGA Implementation of Explicit-State Model Checking

Fairness and priority in progress property analysis (1999).

Visual exploration of algorithm parameter space

A Divide and Conquer Approach to Model Checking of Liveness Properties

Improve Model Checking Efficiency Using Specific Knowledge about the System

Response property checking via distributed state space exploration

Similar Documents

Directed explicit-state model checking in the validation of communication protocols (2004)

Industrial Strength Distributed Explicit State Model Checking

Fairness and priority in progress property analysis *.

Multi-core Model Checking Algorithms for LTL Verification with Fairness Assumptions

An FPGA Implementation of Explicit-State Model Checking

Fairness and priority in progress property analysis (1999).

Visual exploration of algorithm parameter space

A Divide and Conquer Approach to Model Checking of Liveness Properties

Improve Model Checking Efficiency Using Specific Knowledge about the System

Response property checking via distributed state space exploration