NDLI: Layer Redundancy Based Yield Improvement for 3D Wafer-to-Wafer Stacked Memories

Content Provider	IEEE Xplore Digital Library
Author	Taouil, M. Hamdioui, S.
Copyright Year	2011
Abstract	Recent enhancements in process development enable the fabrication of three dimensional stacked ICs (3D-SICs) such as memories based on Wafer-to-Wafer (W2W) stacking. One of the major challenges facing W2W stacking is the low compound yield, especially for larger stack sizes. This paper investigates compound yield improvement for W2W stacked memories using layer redundancy. First, a analytical model is provided to prove the added value of layer redundancy. Second, the impact of such a scheme on the manufacturing cost is evaluated. Finally, these two parts are integrated to analyze the trade-off between yield improvement and its associated cost, the realized yield improvement is also compared to yield gain obtained when using wafer matching. The simulation results show that for higher stack sizes layer redundancy realizes a significant yield improvement as compared to wafer matching, and at even lower cost. For example, for a stack size of six layers and a die yield of 85\%, a relative yield improvement of 82.46\% is obtained using one redundant layer, while this is 10.27\% with wafer matching. The additional cost due to redundancy pays off, the cost of producing a good 3D stacked memory chip reduces with 38.45\% when using layer redundancy and only with 10.27\% when using wafer matching. Moreover, the results show that the benefits of layer redundancy become extremely significant for lower die yields.
Starting Page	45
Ending Page	50
File Size	326548
Page Count	6
File Format	PDF
ISBN	9781457704833
ISSN	15301877
DOI	10.1109/ETS.2011.55
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-05-23
Publisher Place	Norway
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Redundancy Three dimensional displays Stacking Arrays Manufacturing Microprocessors 3D memory 3D stacked-IC yield enhancement memory redundancy
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Yield Improvement for 3D Wafer-to-Wafer Stacked Memories

Yield Improvement and Test Cost Optimization for 3D Stacked ICs

Yield Improvement for 3D Wafer-to-Wafer Stacked Memories

Modeling location based wafer die yield variation in estimating 3D stacked IC yield from wafer to wafer stacking

Stacking order impact on overall 3D die-to-wafer Stacked-IC cost

On maximizing the compound yield for 3D Wafer-to-Wafer stacked ICs

Logic-DRAM Co-Design to Exploit the Efficient Repair Technique for Stacked DRAM

Yield improvement and test cost reduction for TSV based 3D stacked ICs

Efficient built-in self-repair techniques for yield enhancement of 3D random access memories

Layer Redundancy Based Yield Improvement for 3D Wafer-to-Wafer Stacked Memories

Similar Documents

Yield Improvement for 3D Wafer-to-Wafer Stacked Memories

Yield Improvement and Test Cost Optimization for 3D Stacked ICs

Yield Improvement for 3D Wafer-to-Wafer Stacked Memories

Modeling location based wafer die yield variation in estimating 3D stacked IC yield from wafer to wafer stacking

Stacking order impact on overall 3D die-to-wafer Stacked-IC cost

On maximizing the compound yield for 3D Wafer-to-Wafer stacked ICs

Logic-DRAM Co-Design to Exploit the Efficient Repair Technique for Stacked DRAM

Yield improvement and test cost reduction for TSV based 3D stacked ICs

Efficient built-in self-repair techniques for yield enhancement of 3D random access memories

Layer Redundancy Based Yield Improvement for 3D Wafer-to-Wafer Stacked Memories