NDLI: A DFT Architecture for Asynchronous Networks-on-Chip

Content Provider	IEEE Xplore Digital Library
Author	Xuan-Tu Tran Durupt, J. Bertrand, F. Beroulle, V. Robach, C.
Copyright Year	2006
Description	Author affiliation: LETI-CEA, Grenoble (Xuan-Tu Tran; Durupt, J.; Bertrand, F.)
Abstract	The networks-on-chip (NoCs) paradigm is emerging as a solution for the communication of SoCs. Many NoC architecture propositions are presented but few works on testing these network architectures. To test the SoCs, the main challenge is to reach into the embedded cores (i.e, the IPs). In this case, the DFT techniques that integrate test architectures into the SoCs to ease the test of these SoCs are really favoured. In this paper, we present a new methodology for testing NoC architectures. A modular, generic, scalable and configurable DFT architecture is developed in order to ease the test of NoC architectures. The target of this test architecture is asynchronous NoC architectures that are implemented in GALS systems. The proposed architecture is therefore named ANoC-TEST and is implemented in QDI asynchronous circuits. In addition, this architecture can be used to test the computing resources of the networked SoCs. Some initial results and conclusions are also given
Starting Page	219
Ending Page	224
File Size	1130854
Page Count	6
File Format	PDF
ISBN	0769525660
DOI	10.1109/ETS.2006.3
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2006-05-21
Publisher Place	UK
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Network-on-a-chip Computer architecture Circuit testing Bandwidth Communication networks Asynchronous circuits Integrated circuit interconnections Clocks Standards development System testing
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Design-for-Test of Asynchronous Networks-on-Chip

Asynchronous network node design for network-on-chip

Interconnect testing for networks on chips

Practical Asynchronous Interconnect Network Design

A system for asynchronous high-speed chip to chip communication

Nexus: an asynchronous crossbar interconnect for synchronous system-on-chip designs

Accurate Asynchronous Network-on-Chip Simulation Based on a Delay-Aware Model

Research on reliable on-chip network using asynchronous logic

An asynchronous router for multiple service levels networks on chip

A DFT Architecture for Asynchronous Networks-on-Chip

Similar Documents

Design-for-Test of Asynchronous Networks-on-Chip

Asynchronous network node design for network-on-chip

Interconnect testing for networks on chips

Practical Asynchronous Interconnect Network Design

A system for asynchronous high-speed chip to chip communication

Nexus: an asynchronous crossbar interconnect for synchronous system-on-chip designs

Accurate Asynchronous Network-on-Chip Simulation Based on a Delay-Aware Model

Research on reliable on-chip network using asynchronous logic

An asynchronous router for multiple service levels networks on chip

A DFT Architecture for Asynchronous Networks-on-Chip