NDLI: Time constrained operation of systolic arrays

Content Provider	IEEE Xplore Digital Library
Author	Aravena, J.L. Barbir, A.O.
Copyright Year	1989
Description	Author affiliation: Dept. of Electr. & Comput. Eng., Louisiana State Univ., Baton Rouge, LA, USA (Aravena, J.L.; Barbir, A.O.)
Abstract	Partial results of a research project concerning the behaviour of systolic arrays as a function of the number of compute cycles are presented. The array is viewed as a device implementing families of transformations. The transformation implemented are parameterized by the compute cycle. It is shown that arrays designed for a generic algorithm representation may be efficient for special cases. Some realizations can be evaluated in a reduced number of cycles. For real-time applications, the realizations may offer distinctive advantages in throughput. The use of these fast forms in optimal filter design is described. Linear algorithms are discussed in detail. Arrays for matrix multiplication are used as architectures for the evaluation. Conditions for the existence of fast realizations are established.
Starting Page	465
Ending Page	469
File Size	283861
Page Count	5
File Format	PDF
ISBN	0818619333
ISSN	00942898
DOI	10.1109/SSST.1989.72512
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1989-03-26
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Time factors Systolic arrays Algorithm design and analysis Computer architecture Throughput Filters Pipeline processing Very large scale integration Costs Application software
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Mr. Siddhartha Mukherjee siddhartha@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	ndl-support@iitkgp.ac.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

On the VLSI design of a pipeline Reed-Solomon decoder using systolic arrays

Designing VLSI systolic arrays with complex processing elements

VLSI Processor Architectures

Systematic design of systolic arrays using mapping algorithm

Synthesis of systolic arrays from single assignment algorithm

A linear systolic algorithm and architecture for convex bipartite matching

A real-time systolic array for distance transformation

Systolic evaluation of polynomial expressions

The designs of two-level pipelined systolic arrays for recursive digital filters with maximum throughput rate

Time constrained operation of systolic arrays

Similar Documents

On the VLSI design of a pipeline Reed-Solomon decoder using systolic arrays

Designing VLSI systolic arrays with complex processing elements

VLSI Processor Architectures

Systematic design of systolic arrays using mapping algorithm

Synthesis of systolic arrays from single assignment algorithm

A linear systolic algorithm and architecture for convex bipartite matching

A real-time systolic array for distance transformation

Systolic evaluation of polynomial expressions

The designs of two-level pipelined systolic arrays for recursive digital filters with maximum throughput rate

Time constrained operation of systolic arrays