NDLI: Test point insertion based on path tracing

Content Provider	IEEE Xplore Digital Library
Author	Touba, N.A. McCluskey, E.J.
Copyright Year	1996
Description	Author affiliation: Center for Reliable Comput., Stanford Univ., CA, USA (Touba, N.A.; McCluskey, E.J.)
Abstract	This paper presents an innovative method for inserting test points in the circuit-under-test to obtain complete fault coverage for a specified set of test patterns. Rather than using probabilistic techniques for test point placement, a path tracing procedure is used to place both control and observation points. Rather than adding extra scan elements to drive the control points, a few of the existing primary inputs to the circuit are ANDed together to form signals that drive the control points. By selecting which patterns the control point is activated for, the effectiveness of each control point is maximized. A comparison is made with the best previously published results for other test point insertion methods, and it is shown that the proposed method requires fewer test points and less overhead to achieve the same or better fault coverage.
Starting Page	2
Ending Page	8
File Size	873058
Page Count	7
File Format	PDF
ISBN	0818673044
ISSN	10930167
DOI	10.1109/VTEST.1996.510828
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1996-04-28
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Circuit testing Circuit faults Built-in self-test System testing Test pattern generators Control systems Observability Logic circuits Automatic testing Hardware
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Mr. Siddhartha Mukherjee siddhartha@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	ndl-support@iitkgp.ac.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Combining deterministic logic BIST with test point insertion

Automatic test point insertion for pseudo-random testing

Testability analysis and insertion for RTL circuits based on pseudorandom BIST

Built-in self-testable data path synthesis

An efficient automatic test generation system for path delay faults in combinational circuits

Test point insertion for an area efficient BIST

Signature analysis and test scheduling for self-testable circuits

Novel control pattern generators for interconnect testing with boundary scan

Hybrid built-in self test (BIST) for sequential circuits

Test point insertion based on path tracing

Similar Documents

Combining deterministic logic BIST with test point insertion

Automatic test point insertion for pseudo-random testing

Testability analysis and insertion for RTL circuits based on pseudorandom BIST

Built-in self-testable data path synthesis

An efficient automatic test generation system for path delay faults in combinational circuits

Test point insertion for an area efficient BIST

Signature analysis and test scheduling for self-testable circuits

Novel control pattern generators for interconnect testing with boundary scan

Hybrid built-in self test (BIST) for sequential circuits

Test point insertion based on path tracing