NDLI: A fault-independent transitive closure algorithm for redundancy identification

Content Provider	IEEE Xplore Digital Library
Author	Mehta, V.J. Dave, K.K. Agrawal, V.D. Bushnell, M.L.
Copyright Year	2003
Description	Author affiliation: Rutgers Univ., Piscataway, NJ, USA (Mehta, V.J.; Dave, K.K.)
Abstract	We present a fault-independent redundancy identification algorithm. The controllabilities and observabilities are defined as Boolean variables and represented on an implication graph. A major enhancement over previously published results is that we include all direct and partial implications, as well as node fixation. The transitive closure, whose computation now requires a new algorithm, provides many redundant faults in a single-pass analysis. Because of these improvements, we obtain better performance than all previous fault-independent methods at execution speeds that are much faster than any exhaustive ATPG. For example, in the s9234 circuit more than half of the redundant faults are found in just 14 seconds on a Spare 5. All 34 redundant faults of c6288 are found in one pass. Besides, our single pass procedure can classify faults according to the causes of their redundancy. The weakness of our method, as we illustrate by examples, lies in the lack of a formulation for the observabilities of fanout stems.
Sponsorship	VLSI Soc. India (VSI) Minstr. Commun. & Inf. Technol., Govern. India IEEE Circuits & Syst. Soc. ACM SIGDA NASSCOM
Starting Page	149
Ending Page	154
File Size	318012
Page Count	6
File Format	PDF
ISBN	0769518680
ISSN	10639667
DOI	10.1109/ICVD.2003.1183129
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2003-01-04
Publisher Place	India
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Redundancy Fault diagnosis Circuit faults Circuit testing Observability Automatic test pattern generation Circuit analysis Electrical fault detection Fault detection Logic circuits
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Mr. Siddhartha Mukherjee siddhartha@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	ndl-support@iitkgp.ac.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Redundancy identification using transitive closure

Low-cost redundancy identification for combinational circuits

A graph traversal based framework for sequential logic implication with an application to C-cycle redundancy identification

FIRE: a fault-independent combinational redundancy identification algorithm

Robust Fault Models Where Undetectable Faults Imply Logic Redundancy

Dynamic redundancy identification in automatic test generation

Using contrapositive law in an implication graph

I/sub DDQ/ detection of CMOS bridging faults by stuck-at fault tests

ATPG for combinational circuits on configurable hardware

A fault-independent transitive closure algorithm for redundancy identification

Similar Documents

Redundancy identification using transitive closure

Low-cost redundancy identification for combinational circuits

A graph traversal based framework for sequential logic implication with an application to C-cycle redundancy identification

FIRE: a fault-independent combinational redundancy identification algorithm

Robust Fault Models Where Undetectable Faults Imply Logic Redundancy

Dynamic redundancy identification in automatic test generation

Using contrapositive law in an implication graph

I/sub DDQ/ detection of CMOS bridging faults by stuck-at fault tests

ATPG for combinational circuits on configurable hardware

A fault-independent transitive closure algorithm for redundancy identification