NDLI: D2. Testing of 1.5 Bit per Stage Pipelined Analog to Digital Converter: 5 Bits Case Study

Content Provider	IEEE Xplore Digital Library
Author	Hamed, S.M. Khalil, A.H. Abdelhalim, M.B. Amer, H.H. Madian, A.H.
Copyright Year	2013
Description	Author affiliation: Electronics Engineering Department, American University in Cairo, Cairo, Egypt (Amer, H.H.) \|\| College of Computing and Information Technology (CCIT), Arab Academy for Science, Technology and Maritime Transport (AASTMT), Cairo, Egypt (Abdelhalim, M.B.) \|\| Electronics and Communications Department, Faculty of Engineering, Cairo University, Cairo, Egypt (Hamed, S.M.; Khalil, A.H.) \|\| Radiation Engineering Dept., NCRRT, Cairo, Egypt (Madian, A.H.)
Abstract	Nowadays, Analog to Digital converters are the main building blocks of mixed analog/digital signal circuits, hence testing ADC circuits has become mandatory. The pipelined Analog-to-Digital Converter (PADC) is widely used with its famous 1.5 bit/stage architecture. In this paper, a low-cost test is developed for a 5 bit PADC. The 5 bits PADC consists of 3-stage (1.5 bit/stage) PADC followed by a 2 bit flash ADC. Then, the digital output of the 4-stage PADC is followed by its time alignment and Digital Error Correction (DEC) circuits. They are based on a 90 nm CMOS technology. It is proved that only six DC test values can detect 96.3% of catastrophic faults in the fault set. An extra analog pin is required in order to achieve 100% fault coverage. The Eldo simulator provided by Mentor Graphics was used in the analysis.
Starting Page	439
Ending Page	447
File Size	1119302
Page Count	9
File Format	PDF
ISBN	9781467362191
e-ISBN	9781467362221
DOI	10.1109/NRSC.2013.6587946
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2013-04-16
Publisher Place	Egypt
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	catastrophic faults PADC 1.5 bit/stage structural testing
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Testing of one stage Pipelined Analog to Digital Converter

EFFICIENT DC GO/NO-GO TEST OF AN N-STAGE PIPELINED ANALOG-TODIGITAL CONVERTER

Testing of N-stage pipelined ADC using test input regeneration and sliding window techniques

N-stage pipelined Digital to Analog converter testing

Fault detection and localization of 8 bit Digital to Analog Converter

A high speed 1.5-bit mismatch-insensitive multiplying digital-to-analog converter

A 10-bit, 3.3-V, 60MSample/s, combined radix<2 and 1.5-bit/stage pipelined analog-to-digital converter

A pipelined 5-Msample/s 9-bit analog-to-digital converter

A calibration technique for SAR analog-to-digital converter based on INL testing with quantization bits and redundant bit

D2. Testing of 1.5 Bit per Stage Pipelined Analog to Digital Converter: 5 Bits Case Study

Similar Documents

Testing of one stage Pipelined Analog to Digital Converter

EFFICIENT DC GO/NO-GO TEST OF AN N-STAGE PIPELINED ANALOG-TODIGITAL CONVERTER

Testing of N-stage pipelined ADC using test input regeneration and sliding window techniques

N-stage pipelined Digital to Analog converter testing

Fault detection and localization of 8 bit Digital to Analog Converter

A high speed 1.5-bit mismatch-insensitive multiplying digital-to-analog converter

A 10-bit, 3.3-V, 60MSample/s, combined radix<2 and 1.5-bit/stage pipelined analog-to-digital converter

A pipelined 5-Msample/s 9-bit analog-to-digital converter

A calibration technique for SAR analog-to-digital converter based on INL testing with quantization bits and redundant bit

D2. Testing of 1.5 Bit per Stage Pipelined Analog to Digital Converter: 5 Bits Case Study