NDLI: Metamodel-assisted ultra-fast memetic optimization of a PLL for WiMax and MMDS applications

Content Provider	IEEE Xplore Digital Library
Author	Garitselov, O. Mohanty, S.P. Kougianos, E. Okobiah, O.
Copyright Year	2012
Description	Author affiliation: NanoSystems Design Laboratory (Garitselov, O.; Mohanty, S.P.; Kougianos, E.; Okobiah, O.)
Abstract	With CMOS technologies progressing deeper into the nano-scale domain the design of analog and mixed-signal components is becoming very challenging. The presence of parasitics and the complexity of calculations involved create an enormous challenge for designers to keep their design within specifications when reaching the physical layout stage of the design process. This paper proposes a novel ultra-fast design flow that uses memetic-based optimization algorithms over neural-network based non-polynomial metamodels for design-space exploration. A new heuristic optimization algorithm which is based on memetic algorithms and artificial bee colony optimization is introduced. The design flow relies on a multiple-layer feedforward neural network metamodel of the nano-CMOS circuit. Using a CMOS PLL circuit it is shown that the proposed design flow is flexible and robust while it achieves optimal design to two different wireless specifications, WiMax and MMDS. Experimental results show that the proposed approach is 2.4 × faster than the swarm based optimization over the same metamodels.
Starting Page	580
Ending Page	585
File Size	277383
Page Count	6
File Format	PDF
ISBN	9781467310345
ISSN	19483287
e-ISBN	9781467310369
DOI	10.1109/ISQED.2012.6187552
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-03-19
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Optimization Algorithm design and analysis Memetics Phase locked loops Integrated circuit modeling Layout WiMAX Circuit Optimization Metamodeling Neural Networks Memetic Nano-CMOS PLL Modeling
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Polynomial-metamodel assisted fast power optimization of Nano-CMOS PLL components

Fast-Accurate Non-Polynomial Metamodeling for Nano-CMOS PLL Design Optimization

Bee Colony Inspired Metamodeling Based Fast Optimization of a Nano-CMOS PLL

Exploring Kriging for Fast and Accurate Design Optimization of Nanoscale Analog Circuits

Kriging bootstrapped neural network training for fast and accurate process variation analysis

Fast optimization of nano-CMOS mixed-signal circuits through accurate metamodeling

Ordinary Kriging metamodel-assisted Ant Colony algorithm for fast analog design optimization

Accurate Polynomial Metamodeling-Based Ultra-Fast Bee Colony Optimization of a Nano-CMOS PLL

The self-biased based PLL with fast lock circuit

Metamodel-assisted ultra-fast memetic optimization of a PLL for WiMax and MMDS applications

Similar Documents

Polynomial-metamodel assisted fast power optimization of Nano-CMOS PLL components

Fast-Accurate Non-Polynomial Metamodeling for Nano-CMOS PLL Design Optimization

Bee Colony Inspired Metamodeling Based Fast Optimization of a Nano-CMOS PLL

Exploring Kriging for Fast and Accurate Design Optimization of Nanoscale Analog Circuits

Kriging bootstrapped neural network training for fast and accurate process variation analysis

Fast optimization of nano-CMOS mixed-signal circuits through accurate metamodeling

Ordinary Kriging metamodel-assisted Ant Colony algorithm for fast analog design optimization

Accurate Polynomial Metamodeling-Based Ultra-Fast Bee Colony Optimization of a Nano-CMOS PLL

The self-biased based PLL with fast lock circuit

Metamodel-assisted ultra-fast memetic optimization of a PLL for WiMax and MMDS applications