NDLI: SEU tolerant SRAM cell

Content Provider	IEEE Xplore Digital Library
Author	Sarkar, S. Adak, A. Singh, V. Saluja, K. Fujita, M.
Copyright Year	2011
Description	Author affiliation: Indian Institute of Science, Bangalore, India (Sarkar, S.; Adak, A.; Singh, V.) \|\| University of Tokyo, Japan (Fujita, M.) \|\| University of Wisconsin-Madison, USA (Saluja, K.)
Abstract	Modern integrated circuits require careful attention to the soft errors resulting into bit upsets, which are normally caused by alpha particle or neutron hits. These events, also referred to as single-event upsets (SEUs), will become more severe for future technologies. In this paper we propose a novel 10T SEU tolerant SRAM cell design. Our SRAM cell is area efficient in comparison with the earlier proposals. Simulation results show that the proposed cell is robust as it does not flip even for a transient pulse with four times the Qcrit of a standard 6T SRAM cell.
Starting Page	1
Ending Page	6
File Size	220378
Page Count	6
File Format	PDF
ISBN	9781612849133
ISSN	19483295
e-ISBN	9781612849140
DOI	10.1109/ISQED.2011.5770789
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-03-14
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Transistors Random access memory Writing Immune system Logic gates Estimation MOS devices collection time constant Soft error SEU critical charge SRAM ion track establishment constant
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

SEU tolerant SRAM for FPGA applications

SEU tolerant robust memory cell design

Radiation-Induced Soft Error Rates of Advanced CMOS Bulk Devices

A novel soft error immunity SRAM cell

Characterization and simulation of different 7T SRAM topologies

Proactive recovery for BTI in high-k SRAM cells

A novel nanoscale staggered 6T SRAM cell layout to mitigate multiple nodes charge collection effect

An SRAM cell with nonvolatile memory for programmable logic applications

A hybrid non-volatile SRAM cell with concurrent SEU detection and correction

SEU tolerant SRAM cell

Similar Documents

SEU tolerant SRAM for FPGA applications

SEU tolerant robust memory cell design

Radiation-Induced Soft Error Rates of Advanced CMOS Bulk Devices

A novel soft error immunity SRAM cell

Characterization and simulation of different 7T SRAM topologies

Proactive recovery for BTI in high-k SRAM cells

A novel nanoscale staggered 6T SRAM cell layout to mitigate multiple nodes charge collection effect

An SRAM cell with nonvolatile memory for programmable logic applications

A hybrid non-volatile SRAM cell with concurrent SEU detection and correction

SEU tolerant SRAM cell