NDLI: HW-SW co-design and verification of a multi-standard video and image codec

Please wait, while we are loading the content...

Fifteenth International Symposium on Quality Electronic Design

International Symposium on Quality Electronic Design (ISQED)

Thirteenth International Symposium on Quality Electronic Design (ISQED)

2011 12th International Symposium on Quality Electronic Design

2010 11th International Symposium on Quality Electronic Design (ISQED)

2009 10th International Symposium on Quality Electronic Design

9th International Symposium on Quality Electronic Design (isqed 2008)

8th International Symposium on Quality Electronic Design (ISQED'07)

7th International Symposium on Quality Electronic Design (ISQED'06)

Sixth international symposium on quality electronic design (isqed'05)

International Symposium on Signals, Circuits and Systems. Proceedings, SCS 2003. (Cat. No.03EX720)

Fourth International Symposium on Quality Electronic Design, 2003. Proceedings.

Proceedings International Symposium on Quality Electronic Design

Proceedings of the IEEE 2001. 2nd International Symposium on Quality Electronic Design

Proceedings of the IEEE 2001. 2nd International Symposium on Quality Electronic Design

Stopping criteria comparison: towards high quality behavioral verification

Concrete impact of formal verification on quality in IP design and implementation

Simulation using code-perturbation: black- and white-box approach

A "design for verification" methodology

A hardware and software monitor for high-level system-on-chip verification

Techniques that improved the timing convergence of the Gekko PowerPC microprocessor

I/O cell placement and electrical checking methodology for ASICs with peripheral I/Os

Applying Moore's technology adoption life cycle model to quality of EDA software

A system for automatic recording and prediction of design quality metrics

Scripting for EDA tools: a case study

High quality analog CMOS and mixed signal LSI design

CAD issues for CMOS VLSI design in SOI

Foundry's perspective of system integration: quality design and time-to-volume

Analysis and design of ESD protection circuits for high-frequency/RF applications

Scaling-induced reductions in CMOS reliability margins and the escalating need for increased design-in reliability efforts

A fast coupling aware delay estimation scheme based on simplified circuit model

A model for crosstalk noise evaluation in deep submicron processes

Noise model for multiple segmented coupled RC interconnects

New efficient and accurate moment matching based model for crosstalk estimation in coupled RC trees

A global driver sizing tool for functional crosstalk noise avoidance

Models for interconnect capacitance extraction

Impact of on-chip inductance when transitioning from Al to Cu based technology

Computational cost reduction in extracting inductance

Effective on-chip inductance modeling for multiple signal lines and application on repeater insertion

Signal attenuation in transmission lines

Memory bus encoding for low power: a tutorial

RC power bus maximum voltage drop in digital VLSI circuits

Instruction prediction for step power reduction

Power trends and performance characterization of 3-dimensional integration for future technology generations

A compact layout technique for reducing switching current effects in high speed circuits

Soft core based model of a microcomputer family

Design on ESD protection circuit with very low and constant input capacitance

Diversity techniques for concurrent error detection

Refinements of Rent's rule allowing accurate interconnect complexity modeling

Test pattern generators for distributed and embedded built-in self-test at register transfer level

Design, integration and validation of heterogeneous systems

RC power bus maximum voltage drop in digital VLSI circuits

Constructive floorplanning with a yield objective

Compact layout rule extraction for latchup prevention in a 0.25-/spl mu/m shallow-trench-isolation silicided bulk CMOS process

One approach to analog system design problem formulation

VSIA quality metrics for IP and SoC

Hot-carrier-induced circuit degradation for 0.18 /spl mu/m CMOS technology

Verification of embedded phase-locked loops

An effective current source cell model for VDSM delay calculation

An evaluation of single-ended and differential impedance in PCBs

HRM-a hierarchical simulator for full-chip power network reliability analysis

Power grid modeling technique for hierarchical power network analysis

Energy efficient signaling in deep submicron CMOS technology

Trading bitwidth for array size: a unified reconfigurable arithmetic processor design

Complex reliability evaluation of voters for fault tolerant designs

Using the boundary scan delay chain for cross-chip delay measurement and characterization of delay modeling flow

An effective deterministic BIST scheme for shifter/accumulator pairs in datapaths

On accumulator-based bit-serial test response compaction schemes

Revisiting the classical fault models through a detailed analysis of realistic defects

Defect-oriented fault simulation and test generation in digital circuits

Automatic functional vector generation using the interacting FSM model

Color counting and its application to path delay fault coverage

ATPG for path delay faults without path enumeration

HW-SW co-design and verification of a multi-standard video and image codec

Acceleration of DAB chipset development by deployment of a real-time rapid prototyping approach based on behavioral synthesis

ELITE design methodology of foundation IP for improving synthesis quality

High-quality FPGA designs through functional decomposition with sub-function input support selection based on information relationship measures

Implementation of multipliers in FPGA structures

Early detection of design sensitivities that cause yield loss for new products

Assessment of true worst case circuit performance under interconnect parameter variations

Timing yield estimation from static timing analysis

Performance improvement for high speed devices using E-tests and the SPICE model

A fully qualified analog design flow for nonvolatile memories technologies

Memory hierarchy optimization of multimedia applications on programmable embedded cores

A method of embedded memory access time measurement

Noise in radio frequency circuits: analysis and design implications

Spice model quality: process development viewpoint

Chip-level substrate noise analysis with network reduction by fundamental matrix computation

Modeling of substrate noise injected by digital libraries

Proceedings IEEE 2000 First International Symposium on Quality Electronic Design (Cat. No. PR00525)

HW-SW co-design and verification of a multi-standard video and image codec

Content Provider	IEEE Xplore Digital Library
Author	Llopis, R.P. Oosterhuis, M. Ramanathan, S. Lippens, P. van der Werf, A. Maul, S. Lin, J.
Copyright Year	2001
Description	Author affiliation: Philips Res. Lab., Eindhoven, Netherlands (Llopis, R.P.)
Abstract	The impact of design quality on electronic designs being phenomenal, the trend towards proven design methods has received considerable attention from the electronic design community. In this work, we present one such method followed in Philips Research for HW-SW codesign and verification. The method starts with an application code and goes through the various steps of HW-SW partitioning and verification and culminates in an IP with a proven design quality. We illustrate the method through the design of a multi-standard video and image codec.
Sponsorship	IEEE Tech. Committee on VLSI Design (TCVLSI)
Starting Page	393
Ending Page	398
File Size	464519
Page Count	6
File Format	PDF
ISBN	0769510256
DOI	10.1109/ISQED.2001.915261
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2001-03-28
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Codecs Design methodology Large-scale systems Code standards CMOS technology Protocols Laboratories Partitioning algorithms Signal processing algorithms Very large scale integration
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: ndl-support@iitkgp.ac.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Mr. Siddhartha Mukherjee siddhartha@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	ndl-support@iitkgp.ac.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in