NDLI: Salicide (self-aligned silicide) technology for ultra thin SIMOX MOSFETs

Content Provider	IEEE Xplore Digital Library
Author	Nishimura, T. Yamaguchi, Y. Miyatake, H. Akasaka, Y.
Copyright Year	1989
Description	Author affiliation: Mitsubishi Electr. Corp., Itami, Japan (Nishimura, T.; Yamaguchi, Y.; Miyatake, H.; Akasaka, Y.)
Abstract	Summary form only given. A study of the TiSi/sub 2/-Si material system in ultrathin SIMOX MOSFETs and their electrical characteristics are discussed. Starting materials were separation by implantation of oxygen (SIMOX) wafers formed by oxygen ion implantation under conditions of 180 to 200 keV, 1.8 to 2.2*10/sup 18//cm/sup 2/, and 1350 degrees C, 30 min. annealing. The CMOS process was performed with the standard gate length of 1 mu m and LOCOS isolation. The sputtered Ti film on polysilicon gate electrodes and source/drain regions outside the oxide sidewall spacers was reacted with Si to form TiSi/sub 2/ by the two-step rapid thermal annealing (RTA) method. SIMOX films at the end of the process were 65 nm to 125 nm thick, depending on O/sup +/ doses. XTEM measurements indicated that the TiSi/sub 2/-Si interface by silicidation proceeded into the silicon films as the initial thickness of the Ti film was increased, and silicon films were fully silicided down to the underlying SiO/sub 2/ surface at Ti film thickness of 45 nm. Accordingly, both n and p source and drain sheet resistances were reduced from a few hundreds ohm/square (without silicide) to about 2 ohm/square. It was also found that some voids existed at the TiSi/sub 2/-Si interface just beneath the outside edge of the oxide spacer in the MOSFET structure, and a small portion of TiSi/sub 2/ climbed up along the sidewall of the spacer. As a result, both NMOSFETs and PMOSFETs with 45-nm thick Ti film did not operate in the electrically open mode. This indicates that the conditions of the full silicidation for ultrathin SIMOX MOSFETs has to be carefully determined from the view point of Ti and Si composition.
Starting Page	132
Ending Page	133
File Size	164608
Page Count	2
File Format	PDF
DOI	10.1109/SOI.1989.69801
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1989-10-03
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Silicides MOSFETs Semiconductor films Silicidation Silicon Electric variables Ion implantation Annealing CMOS process Electrodes
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Self-aligned silicide technology for ultra-thin SIMOX MOSFETs

Low-resistance self-aligned Ti-silicide technology for sub-quarter micron CMOS devices

An investigation of single crystal Co-SALICIDE (self-aligned silicide) process for deep sub-micrometer CMOS devices

CMOS Technology with Self-Aligned Contacts and Self-Aligned Silicide

A novel salicide process (SEDAM) for sub-quarter micron CMOS devices

Anomalous Gate-Edge Leakage Current in nMOSFETs Caused by Encroached Growth of Nickel Silicide and Its Suppression by Confinement of Silicidation Region Using Advanced $hbox{Si}^{+}$ Ion-Implantation Technique

Advanced silicide for sub-0.18 /spl mu/m CMOS on ultra-thin (35 /spl mu/m) SOI

Mo-Silicided Low Resistance Shallow Junctions

Low resistance MOS technology using self-aligned refractory-silicidation

Salicide (self-aligned silicide) technology for ultra thin SIMOX MOSFETs

Similar Documents

Self-aligned silicide technology for ultra-thin SIMOX MOSFETs

Low-resistance self-aligned Ti-silicide technology for sub-quarter micron CMOS devices

An investigation of single crystal Co-SALICIDE (self-aligned silicide) process for deep sub-micrometer CMOS devices

CMOS Technology with Self-Aligned Contacts and Self-Aligned Silicide

A novel salicide process (SEDAM) for sub-quarter micron CMOS devices

Anomalous Gate-Edge Leakage Current in nMOSFETs Caused by Encroached Growth of Nickel Silicide and Its Suppression by Confinement of Silicidation Region Using Advanced $hbox{Si}^{+}$ Ion-Implantation Technique

Advanced silicide for sub-0.18 /spl mu/m CMOS on ultra-thin (35 /spl mu/m) SOI

Mo-Silicided Low Resistance Shallow Junctions

Low resistance MOS technology using self-aligned refractory-silicidation

Salicide (self-aligned silicide) technology for ultra thin SIMOX MOSFETs