NDLI: Low power and high speed OOK modulator for wireless inter-chip communications

Content Provider	IEEE Xplore Digital Library
Author	Hae Jin Lee Chong Hyun Yoon Joong Geun Lee Chae Jun Lee Dong Min Kang In Sang Song Sung Jun Cho Hong Yi Kim Inn Yeol Oh Chul Soon Park
Copyright Year	2015
Description	Author affiliation: Dept. of Electr. Eng., KAIST, Daejeon, South Korea (Hae Jin Lee; Chong Hyun Yoon; Joong Geun Lee; Chae Jun Lee; Dong Min Kang; In Sang Song; Sung Jun Cho; Hong Yi Kim; Inn Yeol Oh; Chul Soon Park)
Abstract	Millimeter-wave on-off keying (OOK) modulator for wireless inter-chip communications is proposed. The proposed modulator not only has a wide bandwidth which allows the high speed modulation but also operates with a low power consumption enhancing the power efficiency and assures the inter-chip communication. With wide bandwidth and the OOK modulation scheme, it can process data having 12 Gbps while consuming a little DC power showing the energy efficiency of 0.75 pJ/bit. The on/off ratio of the circuit is higher than 25 dB assuring little degradation on the SNR. The chip size using 65 nm GP RF CMOS is 0.254 $mm^{2}$ which is very compact compared to other state-of-the-art works.
Starting Page	76
Ending Page	79
File Size	291121
Page Count	4
File Format	PDF
ISBN	9781479981977
DOI	10.1109/SIRF.2015.7119880
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-01-26
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Modulation CMOS integrated circuits Power demand CMOS technology Semiconductor device measurement Wireless communication Energy efficiency high data rate CMOS millimeter-wave Chip-to-chip interconnect OOK modulation
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Mr. Siddhartha Mukherjee siddhartha@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	ndl-support@iitkgp.ac.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

High-speed and low-power OOK CMOS transmitter and receiver for wireless chip-to-chip communication

Short-millimeter-wave CMOS design for ultrahigh-speed wireless communication

Short-Millimeter-Wave CMOS Design for Ultrahigh-Speed Wireless Communication

Low-power high-speed communication with short-millimeter-wave CMOS transceivers

Low-power ultrahigh-speed wireless communication with short-millimeter-wave CMOS technology

Design of a low power 60GHz OOK receiver in 65nm CMOS technology

120GHz low power, high gain, wideband active balun for chip-to-chip communication

Design of 60-GHz 0.18-μm SiGe BiCMOS OOK modulator for Gbps DATA communication

Design Methodology for a Robust and Energy-Efficient Millimeter-Wave Wireless Network-on-Chip

Low power and high speed OOK modulator for wireless inter-chip communications

Similar Documents

High-speed and low-power OOK CMOS transmitter and receiver for wireless chip-to-chip communication

Short-millimeter-wave CMOS design for ultrahigh-speed wireless communication

Short-Millimeter-Wave CMOS Design for Ultrahigh-Speed Wireless Communication

Low-power high-speed communication with short-millimeter-wave CMOS transceivers

Low-power ultrahigh-speed wireless communication with short-millimeter-wave CMOS technology

Design of a low power 60GHz OOK receiver in 65nm CMOS technology

120GHz low power, high gain, wideband active balun for chip-to-chip communication

Design of 60-GHz 0.18-μm SiGe BiCMOS OOK modulator for Gbps DATA communication

Design Methodology for a Robust and Energy-Efficient Millimeter-Wave Wireless Network-on-Chip

Low power and high speed OOK modulator for wireless inter-chip communications