NDLI: Design of a Distributed Amplifier with On-chip ESD Protection Circuit in 130 nm SOI CMOS Technology

Content Provider	IEEE Xplore Digital Library
Author	Si Moussa, M. El Kaamouchi, M. Wybo, G. Bens, A. Raskin, J.-P. Vanhoenacker-Janvier, D.
Copyright Year	2007
Description	Author affiliation: Microwave Lab., Univ. Catholique de Louvain, Louvain-la-Neuve (Si Moussa, M.; El Kaamouchi, M.)
Abstract	A fully integrated common source distributed amplifier (CSDA) with ESD protection, designed and fabricated in 130 nm SOI CMOS technology, is presented. This CSDA requires a chip area of 0.75 $mm^{2}$ . A gain of 4.5 dB and a unity-gain bandwidth of 30 GHz are measured at 1.4 V supply voltage with a measured power consumption of 66 mW. Low capacitance diode is used for electrostatic discharge (ESD) protection for the RF input pin without altering the original design of the CSDA. The CSDA has an ESD protection level up to 1.45 A transmission line pulse (TLP) current, corresponding to 2 kV human body model (HBM) stress
Sponsorship	IEEE Microwave Theory and Tech. Soc
Starting Page	111
Ending Page	114
File Size	3261336
Page Count	4
File Format	PDF
ISBN	0780397649
DOI	10.1109/SMIC.2007.322782
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-01-10
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	CMOS technology Distributed amplifiers Electrostatic discharge Protection Integrated circuit technology Electrostatic measurements Power measurement Transmission line measurements Gain measurement Semiconductor device measurement
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A 2.4-GHz Fully Integrated ESD-Protected Low-Noise Amplifier in 130-nm PD SOI CMOS Technology

CMOS device modeling for millimeter-wave power amplifiers

Esd protection design for fully integrated cmos rf power amplifiers with waffle-structured scr.

Esd protection design for i/o cells in sub-130-nm cmos technology with embedded scr structure.

Whole-chip esd protection strategy for cmos integrated circuits in nanotechnology.

Low Ron and high robustness ESD protection design for low-voltage power clamp application

1 the application of transmission-line-pulsing technique on electrostatic discharge protection devices.

Design of a Distributed Oscillator in 130 nm SOI MOS Technology

ESD protection design for 1- to 10-GHz distributed amplifier in CMOS technology

Design of a Distributed Amplifier with On-chip ESD Protection Circuit in 130 nm SOI CMOS Technology

Similar Documents

A 2.4-GHz Fully Integrated ESD-Protected Low-Noise Amplifier in 130-nm PD SOI CMOS Technology

CMOS device modeling for millimeter-wave power amplifiers

Esd protection design for fully integrated cmos rf power amplifiers with waffle-structured scr.

Esd protection design for i/o cells in sub-130-nm cmos technology with embedded scr structure.

Whole-chip esd protection strategy for cmos integrated circuits in nanotechnology.

Low Ron and high robustness ESD protection design for low-voltage power clamp application

1 the application of transmission-line-pulsing technique on electrostatic discharge protection devices.

Design of a Distributed Oscillator in 130 nm SOI MOS Technology

ESD protection design for 1- to 10-GHz distributed amplifier in CMOS technology

Design of a Distributed Amplifier with On-chip ESD Protection Circuit in 130 nm SOI CMOS Technology