NDLI: Automatic generation of transaction level models for rapid design space exploration

Content Provider	IEEE Xplore Digital Library
Author	Dongwan Shin Gerstlauer, A. Junyu Peng Domer, R. Gajski, D.D.
Copyright Year	2006
Description	Author affiliation: Univ. of California Irvine, Irvine (Dongwan Shin; Gerstlauer, A.; Junyu Peng; Domer, R.; Gajski, D.D.)
Abstract	Transaction-level modeling has been touted to improve simulation performance and modeling efficiency for early design space exploration. But no tools are available to generate such transaction-level models from abstract input descriptions. Designers have to write such models manually, which is a tedious and error-prone task, and one of bottlenecks in improving designer's productivity. In this paper, we propose a method to generate transaction-level models from virtual architecture models where components communicate via abstract message-passing channels. We have applied our approach to a set of industrial-strength examples with a wide range of target architectures. Experimental results show that significant productivity gains can be achieved, demonstrating the effectiveness and benefits of our approach for rapid, early exploration of communication design space.
Starting Page	64
Ending Page	69
File Size	535570
Page Count	6
File Format	PDF
ISBN	1595933700
DOI	10.1145/1176254.1176272
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2006-10-22
Publisher Place	South Korea
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Space exploration Computational modeling Productivity System-on-a-chip Permission Concrete Embedded computing Computer simulation Design automation System-level design transaction-level model communication synthesis
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Automatic Generation of Transaction-Level Models for Rapid Design Space Exploration (2006)

Automatic network generation for system-on-chip communication design

Automatic generation of transaction-level models for rapid design space exploration (2006)

Automatic Layer-Based Generation of System-On-Chip Bus Communication Models

Transaction level modeling: an overview

Automatic generation of transaction-level models for rapid design space exploration (2006)

Automatic generation of transaction level models for rapid design space exploration

Automatic layer-based generation of system-on-chip bus communication models (2007)

Test exploration and validation using transaction level models

Automatic generation of transaction level models for rapid design space exploration

Similar Documents

Automatic Generation of Transaction-Level Models for Rapid Design Space Exploration (2006)

Automatic network generation for system-on-chip communication design

Automatic generation of transaction-level models for rapid design space exploration (2006)

Automatic Layer-Based Generation of System-On-Chip Bus Communication Models

Transaction level modeling: an overview

Automatic generation of transaction-level models for rapid design space exploration (2006)

Automatic generation of transaction level models for rapid design space exploration

Automatic layer-based generation of system-on-chip bus communication models (2007)

Test exploration and validation using transaction level models

Automatic generation of transaction level models for rapid design space exploration