NDLI: Test structures and test methodology for developing high voltage ESD protection

Content Provider	IEEE Xplore Digital Library
Author	Concannon, A. Vashchenko, V. ter Beek, M. Hopper, P.
Copyright Year	2003
Description	Author affiliation: Nat. Semicond. Corp., Santa Clara, CA, USA (Concannon, A.; Vashchenko, V.; ter Beek, M.; Hopper, P.)
Abstract	In this work, test structures and a test methodology is developed to evaluate proposed silicon controlled rectifier based ESD clamps in all modes of operation. TCAD analysis is used to identify possible ESD clamp structures. Standard ESD testing on the stand-alone test structures is used to screen the ESD capability of the candidate clamps. The transmission line pulse technique, with variation in pulse rise time, is used to evaluate the dynamic triggering characteristics of a snapback based clamp and select an appropriate clamp for fast switching applications. Finally, a very efficient local ESD clamp based on a bipolar-silicon controlled rectifier in a 24 V complementary power BiCMOS smart power process is presented.
Sponsorship	IEEE Electron Devices Soc
Starting Page	167
Ending Page	172
File Size	389586
Page Count	6
File Format	PDF
ISBN	0780376536
DOI	10.1109/ICMTS.2003.1197456
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2003-03-17
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Voltage Electrostatic discharge Protection Clamps Semiconductor device testing BiCMOS integrated circuits Costs Libraries Biological system modeling Thyristors
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

New dual-direction ESD device in Si-Ge BiCMOS process

A low-triggering circuitry for dual-direction ESD protection

ESD protection for mixed-signal circuits — design or test problem?

A novel TCAD-based methodology to minimize the impact of parasitic structures on ESD performance

ESD protection circuit for high-voltage CMOS ICs with improved immunity against transient-induced latchup

Bipolar SCR ESD protection in a 0.25 /spl mu/m Si-Ge process using subcollector region modification

Influence of parasitic structures on the ESD performance of a pure bipolar process

A novel ESD protection technique for submicron CMOS/BiCMOS technologies

Breakdown voltage walkout effect in ESD protection devices

Test structures and test methodology for developing high voltage ESD protection

Similar Documents

New dual-direction ESD device in Si-Ge BiCMOS process

A low-triggering circuitry for dual-direction ESD protection

ESD protection for mixed-signal circuits — design or test problem?

A novel TCAD-based methodology to minimize the impact of parasitic structures on ESD performance

ESD protection circuit for high-voltage CMOS ICs with improved immunity against transient-induced latchup

Bipolar SCR ESD protection in a 0.25 /spl mu/m Si-Ge process using subcollector region modification

Influence of parasitic structures on the ESD performance of a pure bipolar process

A novel ESD protection technique for submicron CMOS/BiCMOS technologies

Breakdown voltage walkout effect in ESD protection devices

Test structures and test methodology for developing high voltage ESD protection