NDLI: Extensive introduction to VHDL and PLDs in the sophomore year

Content Provider	IEEE Xplore Digital Library
Author	Johnson, E.W.
Copyright Year	2003
Description	Author affiliation: Dept. of Electr. & Comput. Eng., Valparaiso Univ., IN, USA (Johnson, E.W.)
Abstract	As system courses move into the undergraduate curriculum, students must learn earlier how to create designs with hardware description languages (HDLs). A majority of current logic design textbooks, however, contain only supplemental sections on VHDL or Verilog. These sections, if covered by faculty, are usually integrated with the traditional logic design topics. While this methodology may work for some students, a majority can find it difficult to learn both logic design basics and a hardware description language at the same time. This paper describes a more extensive introduction to VHDL and programmable logic devices (PLDs) in the sophomore year through a second logic design course. By having this course early in the curriculum, students have been able to use their knowledge in upper-level microelectronics and systems courses, and have acquired quality internships after their sophomore year.
Sponsorship	IEEE Comput. Soc. Tech. Committee on Design Automation IEEE Comput. Soc. Tech. Committee on Test Technol. IEEE Comput. Soc. Tech. Committee on VLSI
Starting Page	23
Ending Page	24
File Size	212895
Page Count	2
File Format	PDF
ISBN	0769519733
DOI	10.1109/MSE.2003.1205237
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2003-06-01
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Logic design Hardware design languages Microelectronics Combinational circuits Programmable logic devices Automata Circuit testing Sequential circuits Field programmable gate arrays Digital circuits
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Mr. Siddhartha Mukherjee siddhartha@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	ndl-support@iitkgp.ac.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Behavioral to structural translation in ESOP form

Testing of Uncustomized Segmented Channel Field Programmable Gate Arrays

Experiences teaching synthesis of FPGAs and testable ASICS

A first course in digital design using VHDL and programmable logic

Technology mapping for large complex PLDs

A bottom-up approach to digital design with FPGA

Generic megafunctions for high performance processing on FPGAs/PLDs

Functional Test Generation for Sequential Circuits

A high level synthesis interface to erasable programmable logic devices

Extensive introduction to VHDL and PLDs in the sophomore year

Similar Documents

Behavioral to structural translation in ESOP form

Testing of Uncustomized Segmented Channel Field Programmable Gate Arrays

Experiences teaching synthesis of FPGAs and testable ASICS

A first course in digital design using VHDL and programmable logic

Technology mapping for large complex PLDs

A bottom-up approach to digital design with FPGA

Generic megafunctions for high performance processing on FPGAs/PLDs

Functional Test Generation for Sequential Circuits

A high level synthesis interface to erasable programmable logic devices

Extensive introduction to VHDL and PLDs in the sophomore year