NDLI: FIR Filter Based on Stochastic Computing with Reconfigurable Digital Fabric

Content Provider	IEEE Xplore Digital Library
Author	Alawad, M. Mingjie Lin
Copyright Year	2015
Description	Author affiliation: Dept. of Electr. Eng. & Comput. Sci., Univ. of Central Florida, Orlando, FL, USA (Alawad, M.; Mingjie Lin)
Abstract	FIR filtering is widely used in many important DSP applications in order to achieve filtering stability and linear-phase property. This paper presents a hardware-and energy-efficient approach to implement FIR filtering through reconfigurable stochastic computing. Specifically, we exploit a basic probabilistic principle of summing independent random variables to achieve approximate FIR filtering without costly multiplications. This allows our proposed FIR architecture to achieve about 9 times and 4 times less power consumption than the conventional multiplier-based and DA-based design, respectively. Additionally, when compared with the state-of-the art systolic DA-based design, our design can achieve about 3times reduction in hardware usage.
Starting Page	92
Ending Page	95
File Size	288270
Page Count	4
File Format	PDF
ISBN	9781479999699
DOI	10.1109/FCCM.2015.32
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-05-02
Publisher Place	Canada
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Finite impulse response filters Computer architecture Field programmable gate arrays Indexes Registers Convolution Hardware stochastic computing FPGA FIR filter
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Energy-efficient imprecise reconfigurable computing through probabilistic domain transformation

Recursive FIR filter structures on FPGA

FPGA synthesis of area efficient data path for reconfigurable FIR filter

Adaptive FIR filter architectures for run-time reconfigurable FPGAs

Distributed Arithmetic for FIR Filter implementation on FPGA

A dynamic partial reconfigurable FIR filter architecture

A new hardware efficient reconfigurable fir filter architecture suitable for FPGA applications

FIR filter design and implementation on reconfigurable computing technology

Novel Area-Efficient FPGA Architectures for FIR Filtering With Symmetric Signal Extension

FIR Filter Based on Stochastic Computing with Reconfigurable Digital Fabric

Similar Documents

Energy-efficient imprecise reconfigurable computing through probabilistic domain transformation

Recursive FIR filter structures on FPGA

FPGA synthesis of area efficient data path for reconfigurable FIR filter

Adaptive FIR filter architectures for run-time reconfigurable FPGAs

Distributed Arithmetic for FIR Filter implementation on FPGA

A dynamic partial reconfigurable FIR filter architecture

A new hardware efficient reconfigurable fir filter architecture suitable for FPGA applications

FIR filter design and implementation on reconfigurable computing technology

Novel Area-Efficient FPGA Architectures for FIR Filtering With Symmetric Signal Extension

FIR Filter Based on Stochastic Computing with Reconfigurable Digital Fabric