NDLI: An Image Recognition System for Multiple Video Inputs over a Multi-FPGA System

Content Provider	IEEE Xplore Digital Library
Author	Otsuka, T. Aoki, T. Hosoya, E. Onozawa, A.
Copyright Year	2012
Abstract	A multi-user shared FPGA-based cloud computingplatform is presented for an image recognition application withmultiple video inputs. The platform is made of a sea of FPGAdevices, each connected as a hierarchical ring network. The users place IP cores called tiles on the platform and connect the tiles to each other to form a sequence. An architecture featuring aparallel pipeline of tiles and an intra-tile selector network isadopted so that users can work their own tile sequences in parallelwithout causing any interference with other users. A set ofapplication program interfaces (APIs) for writing tiles, deletingtiles, and configuring the intra-tile selector network isimplemented. With the APIs, the proposed system manipulatesthe tiles on FPGAs in response to users' demands. The platform issuitable for running applications requiring low-latency andhigh-throughput data-processing capability. A histograms oforiented gradients feature extractor and Real AdaBoost classifierare implemented to perform image recognition.
Starting Page	1
Ending Page	7
File Size	561208
Page Count	7
File Format	PDF
ISBN	9781467325356
e-ISBN	9780769548005
DOI	10.1109/MCSoC.2012.33
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-09-20
Publisher Place	Japan
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Reconfigurable Platform HOG AdaBoost Tiles Computer architecture Bidirectional control Streaming media Image Recognition Feature extraction Hardware Real Time System Field programmable gate arrays
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Hardware Architecture for HOG Feature Extraction

A novel hardware algorithm for real-time image recognition based on real AdaBoost classification

Stereoscopic to Multi-view Video Conversion System FPGA Implementation

A real-time reconfigurable architecture for face detection

An FPGA Implementation of Reconfigurable Real-Time Vision Architecture

Study of a FPGA real-time multi-cameras cylindrical panorama video system with low latency and high performance

FPGA implementation of HOG based pedestrian detector

Real-Time Image Resizing Hardware Accelerator for Object Detection Algorithms

SURF algorithm implementation on FPGA

An Image Recognition System for Multiple Video Inputs over a Multi-FPGA System

Similar Documents

Hardware Architecture for HOG Feature Extraction

A novel hardware algorithm for real-time image recognition based on real AdaBoost classification

Stereoscopic to Multi-view Video Conversion System FPGA Implementation

A real-time reconfigurable architecture for face detection

An FPGA Implementation of Reconfigurable Real-Time Vision Architecture

Study of a FPGA real-time multi-cameras cylindrical panorama video system with low latency and high performance

FPGA implementation of HOG based pedestrian detector

Real-Time Image Resizing Hardware Accelerator for Object Detection Algorithms

SURF algorithm implementation on FPGA

An Image Recognition System for Multiple Video Inputs over a Multi-FPGA System