NDLI: Energy efficient task allocation for hybrid main memory architecture

Content Provider	IEEE Xplore Digital Library
Author	Xiaojun Cai Lei Ju Xin Li Zhiyong Zhang Zhiping Jia
Copyright Year	2015
Description	Author affiliation: Sch. of Comput. Sci. & Technolog, Shandong Univ., Jinan, China (Xiaojun Cai; Lei Ju; Xin Li; Zhiyong Zhang; Zhiping Jia)
Abstract	Compared with the conventional dynamic random access memory (DRAM), emerging non-volatile memory such as the phase change random access memory (PRAM) has better density and energy efficiency. However, it usually suffers shortcomings of high write power/latency and low write endurance. In this paper, we study the task allocation problem on the hybrid main memory with both DRAM and PRAM in order to leverage the energy consumption and the performance of the memory subsystem. For a static task set, we design an integer linear programming (ILP) based offline allocation algorithm to obtain the optimal task allocation. Furthermore, we propose a heuristic algorithm, which is an offline adaptive space allocation (offline- ASA) algorithm. Experimental results shown that our proposed schemes achieves average 35.1% energy saving, with additional performance cost of 17.1%.
Starting Page	1
Ending Page	6
File Size	148404
Page Count	6
File Format	PDF
e-ISBN	9781467366885
DOI	10.1109/NVMSA.2015.7304371
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-08-19
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Algorithm design and analysis Energy consumption Memory architecture Memory management Task allocation Phase change random access memory DRAM PRAM Hybrid main memory architecture Resource management
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

PDRAM: A hybrid PRAM and DRAM main memory system

OPAMP: Evaluation Framework for Optimal Page Allocation of Hybrid Main Memory Architecture

Power management of hybrid DRAM/PRAM-based main memory

Sleep-Aware Variable partitioning for energy-efficient hybrid PRAM and DRAM main memory

Task Allocation on Nonvolatile-Memory-Based Hybrid Main Memory

An energy- and performance-aware DRAM cache architecture for hybrid DRAM/PCM main memory systems

A Space Effective DRAM Adapter for PRAM-Based Main Memory System

Optimizated Allocation of Data Variables to PCM/DRAM-based Hybrid Main Memory for Real-Time Embedded Systems

Optimal page allocation approach on the hybrid DRAM/PCRAM memory architecture

Energy efficient task allocation for hybrid main memory architecture

Similar Documents

PDRAM: A hybrid PRAM and DRAM main memory system

OPAMP: Evaluation Framework for Optimal Page Allocation of Hybrid Main Memory Architecture

Power management of hybrid DRAM/PRAM-based main memory

Sleep-Aware Variable partitioning for energy-efficient hybrid PRAM and DRAM main memory

Task Allocation on Nonvolatile-Memory-Based Hybrid Main Memory

An energy- and performance-aware DRAM cache architecture for hybrid DRAM/PCM main memory systems

A Space Effective DRAM Adapter for PRAM-Based Main Memory System

Optimizated Allocation of Data Variables to PCM/DRAM-based Hybrid Main Memory for Real-Time Embedded Systems

Optimal page allocation approach on the hybrid DRAM/PCRAM memory architecture

Energy efficient task allocation for hybrid main memory architecture