NDLI: An LUT based RNS FIR filter implementation for reconfigurable applications

Content Provider	IEEE Xplore Digital Library
Author	Kotha, S.R. Bajaj, S. Kumar, S.S.
Copyright Year	2014
Description	Author affiliation: Dept. of Electr. & Electron. Eng., Birla Inst. of Technol. & Sci., Pilani, India (Kotha, S.R.; Bajaj, S.; Kumar, S.S.)
Abstract	In this work, two approaches to realize a look up table (LUT) based finite impulse response (FIR) filter using Residue Number System (RNS) are proposed. The proposed implementations take advantage of shift and add approach offered by the chosen moduli set. The two proposed filter architecture are compared with an earlier proposed version of reconfigurable RNS FIR filter. The filters are synthesized using Cadence RTL compiler in UMC 90 nm technology. The performance of the filters are compared in terms of Area (A), Power (P), and Delay (T). The results show that one of the proposed architecture offers significant improvement in terms of delay, while the second approach is well suited for applications that require minimal power and area. Both implementations offer advantage in area-delay AT and power-delay-product PTP. Proposed approaches are also verified functionally using Altera DSP Builder.
Starting Page	1
Ending Page	6
File Size	1368325
Page Count	6
File Format	PDF
ISBN	9781479950881
e-ISBN	9781479940066
DOI	10.1109/ISVDAT.2014.6881047
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-07-16
Publisher Place	India
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Reconfigurable FIR Filter Finite impulse response filters Digital signal processing Altera DSP Builder Delays Table lookup Shift and Add ap-proach Adders Standards Residue Number System
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Shift add approach based implementation of RNS-FIR filter using modified product encoder

An RNS based reconfigurable FIR filter design using shift and add approach

An RNS based FIR filter design using shift and add approach

Memory based multiplier for digital FIR filter

A reconfigurable Digital Signal Processor using residue number system

A modified approach for reconfigurable FIR filter architecture

Area-Efficient FIR Filter Design on FPGAs using Distributed Arithmetic

Internal wordlength reduction in RNS recursive digital filters

Performance analysis of FIR digital filter design: RNS versus traditional

An LUT based RNS FIR filter implementation for reconfigurable applications

Similar Documents

Shift add approach based implementation of RNS-FIR filter using modified product encoder

An RNS based reconfigurable FIR filter design using shift and add approach

An RNS based FIR filter design using shift and add approach

Memory based multiplier for digital FIR filter

A reconfigurable Digital Signal Processor using residue number system

A modified approach for reconfigurable FIR filter architecture

Area-Efficient FIR Filter Design on FPGAs using Distributed Arithmetic

Internal wordlength reduction in RNS recursive digital filters

Performance analysis of FIR digital filter design: RNS versus traditional

An LUT based RNS FIR filter implementation for reconfigurable applications