NDLI: Enhancing a simulation environment for computer architecture to a SystemC based testbench tool for design verification

Content Provider	IEEE Xplore Digital Library
Author	Westmeier, M. Herwig, B. Borcsok, J.
Copyright Year	2011
Description	Author affiliation: Computer Architecture and System Programming, University of Kassel, Kassel, Germany (Westmeier, M.; Herwig, B.; Borcsok, J.)
Abstract	This paper presents a simulation environment, which is a C++/SystemC based integrated framework for functional verification of designed components or electronic architectures and enhances the existing computer architecture simulation tool named sefca. As the VHDL sources are converted to SystemC it is sufficient for verification engineers to have a fundamental knowledge of C++ and the SystemC library. The testbench framework uses the same graphical user interface (GUI) based on the wxPython library, which was presented in the sefca tool. Verification of the design is supported by the SystemC verification library (SCV). Inter-Process-Communication is used to send the stimuli for simulation input from the GUI to the simulation process and the simulation results back to the online viewer in the GUI. With these enhancements sefca becomes a universal tool for testing the software and the hardware part of a new design at the same time. Working on the transaction level model (TLM) the proposed methodology offers a high performance and a high level of abstraction.
Starting Page	1
Ending Page	6
File Size	163660
Page Count	6
File Format	PDF
ISBN	9781457707445
e-ISBN	9781457707469
DOI	10.1109/ICAT.2011.6102113
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-10-27
Publisher Place	Bosnia and Herzegovina
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Design verification VHDL Object oriented modeling TLM Unified modeling language Computer architecture Libraries Software Hardware RTL SystemC Clocks
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Mr. Siddhartha Mukherjee siddhartha@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	ndl-support@iitkgp.ac.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Design for verification of a PCI bus in SystemC

Induction-Based Formal Verification of SystemC TLM Designs

SystemC transaction level models and RTL verification

SystemC transaction level models and RTL verification

Verification of TransactionLevel SystemC models using RTL Testbenches

Verification platform research base on SystemC design

RTL modeling and simulation using JAVA

Design and verification of SystemC transaction-level models

Aspect-based ABV for SystemC transaction level models

Enhancing a simulation environment for computer architecture to a SystemC based testbench tool for design verification

Similar Documents

Design for verification of a PCI bus in SystemC

Induction-Based Formal Verification of SystemC TLM Designs

SystemC transaction level models and RTL verification

SystemC transaction level models and RTL verification

Verification of TransactionLevel SystemC models using RTL Testbenches

Verification platform research base on SystemC design

RTL modeling and simulation using JAVA

Design and verification of SystemC transaction-level models

Aspect-based ABV for SystemC transaction level models

Enhancing a simulation environment for computer architecture to a SystemC based testbench tool for design verification