NDLI: Numerical simulation of LF noise in semiconductor device using the transmission-line equivalent circuit of carrier transport model

Content Provider	IEEE Xplore Digital Library
Author	Hadi, K.A. Nallatamby, J.-C. Prigent, M. Jacquet, J.-C.
Copyright Year	2013
Description	Author affiliation: III-V Lab., Alcatel-Thales, Marcoussis, France (Jacquet, J.-C.) \|\| XLIM - C2S2, Univ. de Limoges, Brive-la-Gaillarde, France (Hadi, K.A.; Nallatamby, J.-C.; Prigent, M.)
Abstract	We propose a new physical simulation tool of GR and diffusion noise in semiconductor devices by introducing distributed Langevin noise sources into the transmission line equivalent circuit model of the fundamental transport equations, first proposed by Sah. The whole circuit is then introduced into a circuit simulator in order to perform full noise simulations of semiconductor devices. Commercially available simulators present considerable advantages in performing accurate DC, AC and transient simulations of semiconductor devices, including many fundamental and parasitic effects which are not generally taken into account in house-made simulators. A significant feature of this method is the integration of the physics-based device simulator and an electrical circuit simulator into a combined simulation environment. An extension of this model to homo-junctions and hetero-junctions is in progress as the simulation of cyclo-stationary noise sources with non-linear circuit simulation.
Starting Page	1
Ending Page	4
File Size	915731
Page Count	4
File Format	PDF
ISBN	9781479906680
e-ISBN	9781479906710
DOI	10.1109/ICNF.2013.6578935
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2013-06-24
Publisher Place	France
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Semiconductor device modeling Electron traps Diffusion noise Trap-assisted GR noise Noise Circuit simulator Transmission-line Numerical models Mathematical model Equivalent circuit model Integrated circuit modeling Equations
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Two-Dimensional Semiconductor Device Simulation of Trap-Assisted Generation-Recombination Noise Under Periodic Large-Signal Conditions and Its Use for Developing Cyclostationary Circuit Simulation Models

Simulator Assisted CMOS Amplifier Design Using $\Alpha$-Power Model

Analytical interconnect modeling based on equivalent circuit method

Hybrid simulation using functional single-electron transistor models

3-D simulation of electronic and ionic transport in PEFC cathodes

Spice simulation of substrate minority carriers propagation with equivalent electrical circuit

Two-dimensional semiconductor device simulation of trap-assisted generation-recombination noise under periodic large-signal conditions and its use for developing cyclostationary circuit simulation models.

CMOS interconnect transmission line measurements with new probe pad models

Piecewise models for noise analysis of digital CMOS circuits

Numerical simulation of LF noise in semiconductor device using the transmission-line equivalent circuit of carrier transport model

Similar Documents

Two-Dimensional Semiconductor Device Simulation of Trap-Assisted Generation-Recombination Noise Under Periodic Large-Signal Conditions and Its Use for Developing Cyclostationary Circuit Simulation Models

Simulator Assisted CMOS Amplifier Design Using $\Alpha$-Power Model

Analytical interconnect modeling based on equivalent circuit method

Hybrid simulation using functional single-electron transistor models

3-D simulation of electronic and ionic transport in PEFC cathodes

Spice simulation of substrate minority carriers propagation with equivalent electrical circuit

Two-dimensional semiconductor device simulation of trap-assisted generation-recombination noise under periodic large-signal conditions and its use for developing cyclostationary circuit simulation models.

CMOS interconnect transmission line measurements with new probe pad models

Piecewise models for noise analysis of digital CMOS circuits

Numerical simulation of LF noise in semiconductor device using the transmission-line equivalent circuit of carrier transport model