NDLI: A reconfigurable DCT/IDCT architecture for video codec: A Review

Content Provider	IEEE Xplore Digital Library
Author	Caroline, B.E. Sheeba, G. Jeyarani, J. Mary, F.S.R.
Copyright Year	2012
Description	Author affiliation: J.J. Coll. of Eng. & Technol., Trichy, India (Caroline, B.E.; Sheeba, G.; Jeyarani, J.; Mary, F.S.R.)
Abstract	Among various transform techniques for image compression, the Discrete Cosine Transform (DCT) is the most popular and effective one in practical applications because it gives an almost optimal performance and can be implemented at an acceptable cost. The transform coding utilizing the Discrete Cosine Transform (DCT) has been commonly adopted in the various standards for image compression. These include the CCITT standard for video telephony, the JPEG (Joint Photographic Expert Group) standard for coloured still-image transmission and the MPEG (Motion Pictures Expert Group) standard for pictures on the storage media. MPEG was originally developed for digital television, its popularity and effectiveness as a storage/transmission format and abundance of content have made it attractive for use in personal video playback devices. DCT based coding schemes are also used for higher quality applications such as HDTV. Therefore, an architecture which rapidly computes DCT has become a key component of image compression VLSIs. This paper reviews the existing efficient algorithms for implementing the reconfigurable Discrete Cosine Transform (DCT)/ Inverse Discrete Cosine Transform (IDCT) architecture for multimedia applications and proposed an algorithm which offers high speed and reduced area. The proposed architecture uses an error compensated adder tree to perform shifting and addition operations. The reconfigurable architecture not only decreases the time of research and development but also saves fabrication cost. The advantages of the proposed architecture are that this architecture does not require multipliers and ROM. It only needs adders and shifters. In digital circuits, the area of the multipliers and ROM are larger than adders and shifters.
Sponsorship	IEEE Comput. Soc.
Starting Page	1
Ending Page	5
File Size	616356
Page Count	5
File Format	PDF
DOI	10.1109/ICCCNT.2012.6396054
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-07-26
Publisher Place	India
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Codecs Image coding VLSI Discrete Cosine Transform Transform coding Computer architecture Very large scale integration Encoding Inverse Discrete Cosine Transform Discrete cosine transforms Reconfigurable architecture
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Mr. Siddhartha Mukherjee siddhartha@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	ndl-support@iitkgp.ac.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Architecture for VLSI implementation of discrete cosine transform processor for video codec

Inverse discrete cosine transform architecture exploiting sparseness and symmetry properties

A novel architecture for VLSI implementation of the 2-D DCT/IDCT

A Novel VLSI Architecture for Image Compression Model Using Low power Discrete Cosine Transform

Condensed recursive structures for computing multidimensional DCT/IDCT with arbitrary length

An efficient technique for error-free algebraic-integer encoding for high performance implementation of the DCT and IDCT

A reconfigurable IDCT architecture for universal video decoders

A SIMD-systolic architecture and VLSI chip for the two-dimensional DCT and IDCT

Full custom VLSI implementation of high-speed 2-D DCT/IDCT chip

A reconfigurable DCT/IDCT architecture for video codec: A Review

Similar Documents

Architecture for VLSI implementation of discrete cosine transform processor for video codec

Inverse discrete cosine transform architecture exploiting sparseness and symmetry properties

A novel architecture for VLSI implementation of the 2-D DCT/IDCT

A Novel VLSI Architecture for Image Compression Model Using Low power Discrete Cosine Transform

Condensed recursive structures for computing multidimensional DCT/IDCT with arbitrary length

An efficient technique for error-free algebraic-integer encoding for high performance implementation of the DCT and IDCT

A reconfigurable IDCT architecture for universal video decoders

A SIMD-systolic architecture and VLSI chip for the two-dimensional DCT and IDCT

Full custom VLSI implementation of high-speed 2-D DCT/IDCT chip

A reconfigurable DCT/IDCT architecture for video codec: A Review