NDLI: A power electronics unit to drive piezoelectric actuators for flying microrobots

Please wait, while we are loading the content...

2015 IEEE Custom Integrated Circuits Conference (CICC)

Design considerations of HBM stacked DRAM and the memory architecture extension

Non-resistance metric based read scheme for multi-level PCRAM in 25 nm technology

A fully-functional 90nm 8Mb STT MRAM demonstrator featuring trimmed, reference cell-based sensing

A 298-fJ/writecycle 650-fJ/readcycle 8T three-port SRAM in 28-nm FD-SOI process technology for image processor

A dual-band 802.11abgn/ac transceiver with integrated PA and T/R switch in a digital noise controlled SoC

A highly linear dual-band mixed-mode polar power amplifier in CMOS with an ultra-compact output network

A 15 GHz-bandwidth 20dBm PSAT power amplifier with 22% PAE in 65nm CMOS

A 28-GHz inverse class-F power amplifier with coupled-inductor based harmonic impedance modulator

Embedded cooling technologies for densely integrated electronic systems

A soft-error hardened process portable embedded microprocessor

A 2.2 GS/s 188mW spectrometer processor in 65nm CMOS for supporting low-power THz planetary instruments

Arria™ 10 device architecture

Dynamic and leakage power reduction of ASICs using configurable threshold logic gates

A 190mW 40Gbps SerDes transmitter and receiver chipset in 65nm CMOS technology

A 1.8-pJ/bit 16×16-Gb/s source synchronous parallel interface in 32nm SOI CMOS with receiver redundancy for link recalibration

A power-and-area efficient 10 × 10 Gb/s bootstrap transceiver in 40 nm CMOS for reference-less and lane-independent operation

A 5.4-mW 4-Gb/s 5-band QPSK transceiver for frequency-division multiplexing memory interface

An on-chip stochastic sigma-tracking eye-opening monitor for BER-optimal adaptive equalization

A 0.622–10Gb/s inductorless adaptive linear equalizer with spectral tracking for data rate adaptation in 0.13-μm CMOS

A 4mW wide bandwidth ring-based fractional-n DPLL with 1.9psrms integrated-jitter

Holisitic device exploration for 7nm node

Scaling challenges of FinFET technology at advanced nodes and its impact on SoC design (Invited)

Characterization and simulation methodology for time-dependent variability in advanced technologies

ADC trends and impact on SAR ADC architecture and analysis

A flash-based non-uniform sampling ADC enabling digital anti-aliasing filter in 65nm CMOS

Two-step beat frequency quantizer based ADC with adaptive reference control for low swing bio-potential signals

Practical considerations for application specific time interleaved ADCs

A $0.073-mm^{2}$ 10-GS/s 6-bit time-domain folding ADC in 65-nm CMOS with inherent DEM

A 5GS/s 10b 76mW time-interleaved SAR ADC in 28nm CMOS

Monolithic very high frequency GaN switched-mode power converters

A 5–115V efficiency-enhanced synchronous LED driver with adaptive resonant timing control

A 1A, 20MHz/100MHz dual-inductor 4-output buck converter with fully-integrated bond-wire-based output filters for ripple reduction

Fast-transient asynchronous digital LDO with load regulation enhancement by soft multi-step switching and adaptive timing techniques in 65-nm CMOS

3.5–0.5V input, 1.0V output multi-mode power transformer for a supercapacitor power source with a peak efficiency of 70.4%

A near-optimum 13.56 MHz active rectifier with circuit-delay real-time calibrations for high-current biomedical implants

A power electronics unit to drive piezoelectric actuators for flying microrobots

A 110nA quiescent current buck converter with zero-power supply monitor and near-constant output ripple

Scaling analog circuits into deep nanoscale CMOS: Obstacles and ways to overcome them

A 51 pW reference-free capacitive-discharging oscillator architecture operating at 2.8 Hz

A 14.4nW 122KHz dual-phase current-mode relaxation oscillator for near-zero-power sensors

A $30.1μm^{2},$ < ±1.1°C-3σ-error, 0.4-to-1.0V temperature sensor based on direct threshold-voltage sensing for on-chip dense thermal monitoring

Materials challenges for III-V/Si co-integrated CMOS

Recent advances in Ga N MMIC technology

A novel low cost, high performance and reliable silicon interposer

Computing in 3D

A 4.6mW, 22dBm IIP3 all MOSCAP based 34–314MHz tunable continuous time filter in 65nm

2–4 GHz Q-tunable LC bandpass filter with 172-dBHz peak dynamic range, resilient to +15-dBm out-of-band blocker

An injection locked PLL for power supply variation robustness using negative phase shift phenomenon of injection locked frequency divider

A 200-MS/s 98-dB SNR track-and-hold in 0.25-um GaN HEMT

Physics-based compact models for insulated-gate field-effect biosensors, landau-transistors, and thin-film solar cells

A technology-agnostic MTJ SPICE model with user-defined dimensions for STT-MRAM scalability studies

Symmetry breaking in the drain current of multi-finger transistors

Fast statistical analysis of rare circuit failure events via Bayesian scaled-sigma sampling for high-dimensional variation space

A circuit designer's guide to 5G mm-wave

Dynamic waveform shaping for reconfigurable radiated periodic signal generation with picosecond time-widths

Advanced wireless power and data transmission techniques for implantable medical devices

A 20 Gb/s 0.3 pJ/b single-ended die-to-die transceiver in 28 nm-SOI CMOS

A 4×20-Gb/s 0.86pJ/b/lane 2-tap-FFE source-series-terminated transmitter with far-end crosstalk cancellation and divider-less clock generation in 65nm CMOS

A 20Gb/s 0.77pJ/b VCSEL transmitter with nonlinear equalization in 32nm SOI CMOS

An electrical and optical concurrent design methodology for enlarging jitter margin of 25.8-Gb/s optical interconnects

Circuit techniques for mitigating short-term vth instability issues in successive approximation register (SAR) ADCs

Timing in-situ monitors: Implementation strategy and applications results

Aging-aware Adaptive Voltage Scaling in 22nm high-K/metal-gate tri-gate CMOS

Sub-sampling PLL techniques

A 2–24GHz 360° full-span differential vector modulator phase rotator with transformer-based poly-phase quadrature network

A 3.9 mW, 35–44/41–59.5 GHz distributed injection locked frequency divider

A millimeter-wave fully differential transformer-based passive reflective-type phase shifter

Design of PVT tolerant inverter based circuits for low supply voltages

An 8bit, 2.6ps two-step TDC in 65nm CMOS employing a switched ring-oscillator based time amplifier

A fully synthesized 0.4V 77dB SFDR reprogrammable SRMC filter using digital standard cells

A 201 mV/pH, 375 fps and 512×576 CMOS ISFET sensor in 65nm CMOS technology

A voltage doubling passive rectifier/regulator circuit for biomedical implants

A compressed-sensing sensor-on-chip incorporating statistics collection to improve reconstruction performance

A full-duplex wireless integrated transceiver for implant-to-air data communications

MAPP: The Berkeley Model and Algorithm Prototyping Platform

A system-verilog behavioral model for PLLs for pre-silicon validation and top-down design methodology

A mixed-domain modeling method for RF systems

Methods for finding globally maximum-efficiency impedance matching networks with lossy passives

Low dropout regulators

A few behavioral modeling options for balancing verification coverage and credibility

Multiphase RF techniques in CMOS: Applied to beam‐forming and full duplex receivers: CICC 2015 educational session

Phase-locked frequency synthesis and modulation for modern wireless transceivers

Supply noise induced jitter modeling and optimization for high-speed interfaces

MAA evolution: Common access/backhaul reference platform

SAR ADCs in parallel [time-interleaved] converter arrays

Resonant wireless power transfer technology & integration roadmap

A linear transconductance amplifier with differential-mode bandwidth extension and common-mode compensation

A 16nm configurable pass-gate bit-cell register file for quantifying the VMIN advantage of PFET versus NFET pass-gate bit cells

Custom 6-R, 2- or 4-W multi-port register files in an ASIC SOC with a DVFS window of 0.5 V, 130 MHz to 0.96 V, 3.2 GHz in a 28-nm HKMG CMOS technology

A 14.8μVRMS integrated noise output capacitor-less low dropout regulator with a switched-RC bandgap reference

A scalable and reconfigurable 2.5D integrated multicore processor on silicon interposer

A 275 Gbps AES encryption accelerator using ROM-based S-boxes in 65nm

Efficiency improvement techniques for RF power amplifiers in deep submicron CMOS

Wireless synchronization of mm-wave arrays in 65nm CMOS

390–640MHz tunable oscillator based on phase interpolation with −120dBc/Hz in-band noise

A 0.1–5.0GHz self-calibrated SDR transmitter with −62.6dBc CIM3 in 65nm CMOS

A field-programmable noise-canceling wideband receiver with high-linearity hybrid class-AB-C LNTAs

Low power analog circuit techniques in the $5^{th}$ generation intel $core^{TM}$ microprocessor (broadwell)

A compact, high linearity 40GS/s track-and-hold amplifier in 90nm SiGe technology

A seizure-detection IC employing machine learning to overcome data-conversion and analog-processing non-idealities

A $550μm^{2}$ CMOS temperature sensor using self-discharging P-N diode with ±0.1°C (3σ) calibrated and ±0.5°C (3σ) uncalibrated inaccuracies

A 16-channel, 1-second latency patient-specific seizure onset and termination detection processor with dual detector architecture and digital hysteresis

An eight channel analog-FFT based 450MS/s hybrid filter bank ADC with improved SNDR for multi-band signals in 40nm CMOS

A 14-bit $0.17mm^{2}$ SAR ADC in 0.13μm CMOS for high precision nerve recording

A $0.04-mm^{2}$ 0.9-mW 71-dB SNDR distributed modular AS ADC with VCO-based integrator and digital DAC calibration

Session 2 — Low power analog

Session 3 — Optical interconnect and reliability enhancement techniques

Session 4 — Frequency and phase generation techniques

Session 6 — Analog circuits using digital cells

Session 7 — Advances in biomedial sensor systems

Session 9 — Advanced simulation techniques

Session 11 — Advanced techniques for power amplifier transceiver front-ends

Session 12 — Tutorial — beyond CMOS: Large area electronics-concepts and prospects

Session 14 — Emerging technology, power and cooling

Session 18 — Data converter techniques

Session 19 — Power management

Session 20 — Manufacturing beyond moore's law

Session 22 — High frequency analog techniques

Session 23 — Modeling emerging devices

Session 25 — 20 Gb/s transmitters and receivers

A novel switched-capacitor-filter based low-area and fast-locking PLL

A low energy SRAM-based physically unclonable function primitive in 28 nm CMOS

A 0.4V∼1V $0.2A/mm^{2}$ 70% efficient 500MHz fully integrated digitally controlled 3-level buck voltage regulator with on-die high density MIM capacitor in 22nm tri-gate CMOS

A single-inductor 7+7 ratio reconfigurable resonant switched-capacitor DC-DC converter with 0.1-to-1.5V output voltage range

A 83fps 1080P resolution 354 mW silicon implementation for computing the improved robust feature in affine space

A 10 mW 60GHz 65nm CMOS DCO with 24% tuning range and 40 kHz frequency granularity

A Cartesian feedback-feedforward transmitter IC in 130nm CMOS

A 0.6-V, 30-GHz six-phase VCO with superharmonic coupling in 32-nm SOI CMOS technology

A dual-tank LC VCO topology approaching towards the maximum thermodynamically-achievable oscillator FoM

A DC-to-12.5Gb/s 4.88mW/Gb/s all-rate CDR with a single LC VCO in 90nm CMOS

A high-performance, yet simple to design, digital-friendly type-I PLL

A low TC, supply independent and process compensated current reference

A 72μW, 2.4GHz, 11.7% tuning range, 212dBc/Hz FoM LC-VCO in 65nm CMOS

All-digital SoC thermal sensor using on-chip high order temperature curvature correction

A configurable 5.9 μW analog front-end for biosignal acquisition

Ultra-low power multi-channel data conversion with a single SAR ADC for mobile sensing applications

A 10.5-b ENOB 645 nW 100kS/s SAR ADC with statistical estimation based noise reduction

A 12b ENOB, 2.5MHz-BW, 4.8mW VCO-based 0–1 MASH ADC with direct digital background nonlinearity calibration

A 130nm canary SRAM for SRAM dynamic write VMIN tracking across voltage, frequency, and temperature variations

Proceedings of the IEEE 2014 Custom Integrated Circuits Conference

Proceedings of the IEEE 2013 Custom Integrated Circuits Conference

Proceedings of the IEEE 2012 Custom Integrated Circuits Conference

2011 IEEE Custom Integrated Circuits Conference (CICC)

IEEE Custom Integrated Circuits Conference 2010

2009 IEEE Custom Integrated Circuits Conference

2008 IEEE Custom Integrated Circuits Conference

2007 IEEE Custom Integrated Circuits Conference

IEEE Custom Integrated Circuits Conference 2006

Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005.

Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571)

Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003.

Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285)

Proceedings of the IEEE 2001 Custom Integrated Circuits Conference (Cat. No.01CH37169)

Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044)

Proceedings of the IEEE 1999 Custom Integrated Circuits Conference (Cat. No.99CH36327)

Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143)

Proceedings of CICC 97 - Custom Integrated Circuits Conference

Proceedings of Custom Integrated Circuits Conference

Proceedings of the IEEE 1995 Custom Integrated Circuits Conference

Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94

Proceedings of IEEE Custom Integrated Circuits Conference - CICC '93

1992 Proceedings of the IEEE Custom Integrated Circuits Conference

Proceedings of the IEEE 1991 Custom Integrated Circuits Conference

IEEE Proceedings of the Custom Integrated Circuits Conference

1989 Proceedings of the IEEE Custom Integrated Circuits Conference

Proceedings of the IEEE 1988 Custom Integrated Circuits Conference

A power electronics unit to drive piezoelectric actuators for flying microrobots

Content Provider	IEEE Xplore Digital Library
Author	Lok, M. Xuan Zhang Helbling, E.F. Wood, R. Brooks, D. Gu-Yeon Wei
Copyright Year	2015
Description	Author affiliation: Harvard Univ., Cambridge, MA, USA (Lok, M.; Xuan Zhang; Helbling, E.F.; Wood, R.; Brooks, D.; Gu-Yeon Wei)
Abstract	This paper describes a power electronics unit (PEU) for an insect-scale flapping-wing robot. Three power saving techniques used in the actuator driver of the PEU - envelope tracking, dynamic common mode, and charge sharing - reduce power consumption while retaining weight benefits of an inductor-less linear driver. A pair of actuator driver ICs energize four 15nF capacitor loads, which represent the piezoelectric actuators of a flapping-wing robot. The PEU consumes 290mW, which translates to 37% lower power compared to a design without these power saving techniques.
Starting Page	1
Ending Page	4
File Size	1107713
Page Count	4
File Format	PDF
e-ISBN	9781479986828
DOI	10.1109/CICC.2015.7338392
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-09-28
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Topology Robots Power demand Piezoelectric actuators Capacitors Power electronics microrobot piezoelectric actuator driver high voltage driver capacitive loads BCD
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in