NDLI: The role of monolithic transmission lines in high-speed integrated circuits

Please wait, while we are loading the content...

2015 IEEE Custom Integrated Circuits Conference (CICC)

Proceedings of the IEEE 2014 Custom Integrated Circuits Conference

Proceedings of the IEEE 2013 Custom Integrated Circuits Conference

Proceedings of the IEEE 2012 Custom Integrated Circuits Conference

2011 IEEE Custom Integrated Circuits Conference (CICC)

IEEE Custom Integrated Circuits Conference 2010

2009 IEEE Custom Integrated Circuits Conference

2008 IEEE Custom Integrated Circuits Conference

2007 IEEE Custom Integrated Circuits Conference

IEEE Custom Integrated Circuits Conference 2006

Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005.

Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571)

Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003.

Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285)

Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285)

Reconfigurable logic in SoC systems

1-cycle code decompression circuitry for performance increase of Xtensa-1040-based embedded systems

A reconfigurable system featuring dynamically extensible embedded microprocessor, FPGA and customisable I/O

Loop-based interconnect modeling and optimization approach for multi-GHz clock network design

A signal integrity-driven buffer insertion technique for post-routing noise and delay optimization

ADMS-automatic device model synthesizer

WATSON: a multi-objective design space exploration tool for analog and RF IC design

Integration and system design trends of ADSL analog front ends and hybrid line interfaces

A central office combined ADSL-VDSL line driver solution in .35/spl mu/m CMOS

A 6 MHz-130 MHz DLL with a fixed latency of one clock cycle delay

An architecture for a programmable mixed-signal device

Nearest neighbour interconnect architecture in deep submicron FPGAs

PipeRench: A virtualized programmable datapath in 0.18 micron technology

The architecture of dual-mode FPGA embedded system blocks

An FPGA based move generator for the game of chess

A deep sub-micron timing measurement circuit using a single-stage Vernier delay line

A burn-in tolerant dynamic circuit technique

Managing soft errors in ASICs

High voltage tolerant ESD design for analog applications in deep submicron CMOS technologies

The embedded SCR NMOS and low capacitance ESD protection device

A simple 1-transistor capacitor-less memory cell for high performance embedded DRAMs

An interpolating sense circuit for molecular memory

A 16 kb 1T1C FeRAM test chip using current-based reference scheme

Low-power sequential access memory design

A self adaptive programming method with 5 mV accuracy for multi-level storage in FLASH

A ROM compression method for continuous data

High-performance and low-power challenges for sub-70 nm microprocessor circuits

A new reduced clock-swing flip-flop: NAND-type keeper flip-flop (NDKFF)

4 Gbps high-density AC coupled interconnection

A low power adaptive filter using dynamic reduced 2's-complement representation

A 2.29 Gbits/sec, 56 mW non-pipelined Rijndael AES encryption IC in a 1.8 V, 0.18 /spl mu/m CMOS technology

Burst mode: a new acceleration mode for 128-bit block ciphers

Single-chip FEC codec LSI using iterative CSOC decoder for 10 Gb/s long-haul optical transmission systems

A vector DSP for imaging

A single-chip MPEG-2 codec based on customizable media microprocessor

An ultra low power, realtime MPEG2 MP@HL motion estimation processor core with SIMD datapath architecture optimized for gradient descent search algorithm

A low-power highly-integrated MPEG1/2 audio layer 3 (MP3) decoder for CD-based systems

An 80 MHz 8th-order bandpass /spl Delta//spl Sigma/-modulator with a 75 dB SNDR for IS-95

Digital techniques for improved /spl Delta//spl Sigma/ data conversion

A multi-bit sigma-delta ADC for multi-mode receivers

Sub-sampling sigma-delta modulator for baseband processing

MOSFET modeling for low noise, RF circuit design

Modeling the gate-related high-frequency and noise characteristics of deep-submicron MOSFETs

Virtual damping in oscillators

Frequency-independent equivalent circuit model for on-chip spiral inductors

Modeling and optimization of inductors with patterned ground shields for a high performance fully integrated switched tuning VCO

Dual mixer downconversion architecture using complex mixing signals: enabling solutions for software defined radios

A quadrature direct digital downconverter

A direct conversion receiver for the 3G WCDMA standard

Analysis and optimization of IIP2 in CMOS direct down-converters

A monolithic CMOS low-IF Bluetooth receiver

A self-calibration technique for mismatches in image-reject receivers

A 402-output TFT-LCD driver IC with power-controlling function by selecting number of colors

A 500-dpi cellular-logic processing array for fingerprint-image enhancement and verification

High dynamic range CMOS image sensor with conditional reset

SOI Hall effect sensor operating up to 270/spl deg/C

On-chip RF spiral inductors and bandpass filters using active magnetic energy recovery

A 0.18/spl mu/m CMOS, high Q-enhanced bandpass filter with direct digital tuning

A 2.1GHz 1.3V 5mW programmable Q-enhancement LC bandpass biquad in 0.35/spl mu/m CMOS

A 2GHz quadrature hybrid implemented in CMOS technology

A design methodology for low EMI-noise microprocessor with accurate estimation-reduction-verification

Design integration, DFT, and verification methodology for an MPEG 1/2 audio layer 3 (MP3) SoC device

A design methodology for integrating IP into SOC systems

A voice processing and control module for cable telephony applications

NECoBus: a high-end SOC bus with a portable and low-latency wrapper-based interface mechanism

System-on-chip (SoC) requires IC and package co-design and co-verification

Active-feedback frequency compensation for low-power multi-stage amplifiers

Nested feed-forward Gm-stage and nulling resistor plus nested-Miller compensation for multistage amplifiers

Three stage amplifier with positive feedback compensation scheme

A high gain CMOS operational amplifier with negative conductance gain enhancement

A noninvasive channel-select filter for a CMOS Bluetooth receiver

An AI-calibrated IF filter: a yield enhancement method with area and power dissipation reductions

A 1.2 Gbps SOI-BiCMOS write driver for hard disk drives

A 10Gbase Ethernet transceiver (LAN PHY) in a 1.8 V, 0.18 /spl mu/m SOI/CMOS technology

A 2.5 Gbps CMOS optical receiver analog front-end

An adaptive PAM-4 5 Gb/s backplane transceiver in 0.25 /spl mu/m CMOS

The role of monolithic transmission lines in high-speed integrated circuits

Single reference continuous rate clock and data recovery from 30 Mbit/s to 3.2 Gbit/s

Integrated circuits for 3GPP mobile wireless systems

A 80 Mb/s low-power scalable turbo codec core

600 MHz DSP for baseband processing in 3G base stations

A low-power W-CDMA demodulator using specially-designed micro-DSPs

Piece-wise parabolic interpolation for direct digital frequency synthesis

FLEXBAR: A crossbar switching fabric with improved performance and utilization

ESD protection design for RF integrated circuits: new challenges

A 1 V 0.9 dB NF low noise amplifier for 5-6 GHz WLAN in 0.18 /spl mu/m CMOS

A low-voltage multi-GHz VCO with 58% tuning range in SOI CMOS

A 1.8 GHz CMOS fractional-N frequency synthesizer with randomized multi-phase VCO

A 2 MHz GFSK IQ receiver for Bluetooth with DC-tolerant bit slicer

A 1.8 V fully embedded 10 b 160 MS/s two-step ADC in 0.18 /spl mu/m CMOS

A 2.5 V 10 b 120 MSample/s CMOS pipelined ADC with high SFDR

A 8-bit 200 MS/s interpolating/averaging CMOS A/D converter

Understanding MOSFET mismatch for analog design

Spatial averaging and ordering in matched element arrays

A 2-V 23-/spl mu/A 5.3-ppm//spl deg/C 4th-order curvature-compensated CMOS bandgap reference

Low-voltage pipelined ADC using opamp-reset switching technique

Technology trends and challenges for CMOS/system LSIs for the next 10-15 years

Application-dependent scaling tradeoffs and optimization in the SoC era

Modularized low temperature LNO/PZT/LNO ferroelectric capacitor-over-interconnect (COI) FeRAM for advanced SOC (ASOC) application

High speed, low power, optoelectronic InP-based HBT integrated circuits

Sea of leads (SoL) characterization and design for compatibility with board-level optical waveguide interconnection

A comprehensive geometry-dependent macromodel for substrate noise coupling in heavily doped CMOS processes

Modeling substrate noise generation in CMOS digital integrated circuits

The effect of supply and substrate noise on jitter in ring oscillators

Passive closed-form time-domain macromodels for on-chip distributed RC interconnects

Delay and power model for current-mode signaling in deep submicron global interconnects

A comprehensive study of energy dissipation in lossy transmission lines driven by CMOS inverters

Measurement results of on-chip IR-drop

Proceedings of the IEEE 2001 Custom Integrated Circuits Conference (Cat. No.01CH37169)

Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044)

Proceedings of the IEEE 1999 Custom Integrated Circuits Conference (Cat. No.99CH36327)

Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143)

Proceedings of CICC 97 - Custom Integrated Circuits Conference

Proceedings of Custom Integrated Circuits Conference

Proceedings of the IEEE 1995 Custom Integrated Circuits Conference

Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94

Proceedings of IEEE Custom Integrated Circuits Conference - CICC '93

1992 Proceedings of the IEEE Custom Integrated Circuits Conference

Proceedings of the IEEE 1991 Custom Integrated Circuits Conference

IEEE Proceedings of the Custom Integrated Circuits Conference

1989 Proceedings of the IEEE Custom Integrated Circuits Conference

Proceedings of the IEEE 1988 Custom Integrated Circuits Conference

The role of monolithic transmission lines in high-speed integrated circuits

Content Provider	IEEE Xplore Digital Library
Author	Razavi, B.
Copyright Year	2002
Description	Author affiliation: Dept. of Electr. Eng., California Univ., Los Angeles, CA, USA (Razavi, B.)
Abstract	This paper describes the role of transmission lines amenable to integration in VLSI technologies and their important circuit implications. First, an overview of microstrips, coplanar lines, and striplines is given and their performance limitations are quantified. Next, modeling and simulation issues are addressed and the role of transmission lines as circuit elements is discussed. Finally, examples of circuits that benefit from monolithic transmission lines are presented.
Sponsorship	IEEE Solid State Circuits Soc. Electron Devices Soc
Starting Page	367
Ending Page	374
File Size	783445
Page Count	8
File Format	PDF
ISBN	0780372506
DOI	10.1109/CICC.2002.1012845
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2002-05-15
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Distributed parameter circuits High speed integrated circuits Capacitance Very large scale integration Microstrip Stripline Impedance Circuit simulation Circuit synthesis Monolithic integrated circuits
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: ndl-support@iitkgp.ac.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Mr. Siddhartha Mukherjee siddhartha@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	ndl-support@iitkgp.ac.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in